


cronologic

Ndigo6G-12

User Guide



www.cronologic.de

Ndigo6G-12

Contents

Introduction	4
Features	5
Board overview	5
1 Hardware	7
1.1 Installation	7
1.2 Cooling	7
1.3 External Inputs and Connectors	8
1.3.1 Front bracket inputs	8
1.3.2 Clock connections	8
1.3.3 Analog Inputs	9
Analog Offsets	9
AC-Coupling and Baseline Drift	10
1.3.4 Digital TDC Inputs	10
1.3.5 Digital Control Inputs	11
Use Control Inputs as TDCs	11
2 Functionality	12
2.1 ADC Modes	12
2.1.1 1-Channel Modes A and D	12
2.1.2 2-Channel Mode AD	13
2.1.3 4-Channel Mode ABCD	13
2.1.4 Multiple Sampling Modes	13
Modes AA and DD	14
Mode AADD	14
Modes AAAA, DDDD	15
2.2 Zero Suppression	15
2.3 Trigger Setup	16
2.3.1 Trigger configuration	16
Analog Inputs	16
Digital Inputs	19
2.3.2 Trigger inputs	19
2.3.3 Gating trigger events	20
2.4 Gating Blocks	20
2.4.1 Examples	22
Example 1: Suppression of Noise After Starting an Acquisition	22
Example 2: Delayed Trigger	23
2.5 Auto Triggering Function Generator	23
2.6 Averaging Mode	24
2.7 Timing Generator (TiGer)	24
2.8 Performing a firmware update	24
2.8.1 Procedure	25
2.9 Calibrating the TDC	26
2.9.1 Re-calibrating the Ndigo6G-12	26
3 Driver Programming API	27
3.1 Constants	27
3.1.1 General	27

3.1.2	Trigger and Gating Block Sources	28
3.1.3	Function return values	29
3.1.4	PCIe Information	30
3.2	Initialization	31
	<i>ndigo6g12_get_default_init_parameters</i>	32
	<i>ndigo6g12_init</i>	32
	<i>ndigo6g12_close</i>	33
	<i>ndigo6g12_device</i>	33
	<i>ndigo6g12_init_parameters</i>	33
3.3	Status information	36
	<i>ndigo6g12_get_driver_revision</i>	36
	<i>ndigo6g12_get_driver_revision_str</i>	36
	<i>ndigo6g12_count_devices</i>	36
	<i>ndigo6g12_get_static_info</i>	36
	<i>ndigo6g12_get_param_info</i>	36
	<i>ndigo6g12_get_fast_info</i>	36
	<i>ndigo6g12_get_pcie_info</i>	37
	<i>ndigo6g12_param_info</i>	37
	<i>ndigo6g12_static_info</i>	38
	<i>ndigo6g12_fast_info</i>	40
	<i>ndigo6g12_pcie_info</i>	45
3.4	Configuration	46
	<i>ndigo6g12_get_default_configuration</i>	46
	<i>ndigo6g12_configure</i>	48
	<i>ndigo6g12_configuration</i>	48
	<i>ndigo6g12_trigger</i>	53
	<i>ndigo6g12_trigger_block</i>	54
	<i>ndigo6g12_gating_block</i>	56
	<i>ndigo6g12_tdc_configuration</i>	57
	<i>ndigo6g12_averager_configuration</i>	58
	<i>ndigo6g12_tdc_channel</i>	59
	<i>ndigo6g12_tdc_gating_block</i>	59
	<i>ndigo6g12_tdc_tiger_block</i>	60
3.5	Runtime control	62
	<i>ndigo6g12_start_capture</i>	62
	<i>ndigo6g12_stop_capture</i>	62
	<i>ndigo6g12_manual_trigger</i>	62
	<i>ndigo6g12_single_shot</i>	62
	<i>ndigo6g12_clear_pcie_errors</i>	63
3.6	Readout	63
	<i>ndigo6g12_read</i>	63
	<i>ndigo6g12_get_last_error_message</i>	63
	<i>ndigo6g12_device_state_to_str</i>	63
	<i>ndigo6g12_read_in</i>	64
	<i>ndigo6g12_read_out</i>	64
4	Packet Format	66
4.1	Output Structure <i>crono_packet</i>	66
4.2	Utility macros	68
4.3	Data encoding for ADC hits	69
4.3.1	NDIGO6G12_OUTPUT_MODE_SIGNED16	69
4.3.2	NDIGO6G12_OUTPUT_MODE_RAW	69

4.3.3	NDIG06G12_OUTPUT_MODE_RAW_NO_CB	69
4.3.4	NDIG06G12_OUTPUT_MODE_SIGNED32	69
4.4	Data encoding for TDC hits	69
4.5	Data encoding for averaged ADC hits	71
5	C++-Example	72
5.1	ndigo6g12_example.cpp	72
5.2	ndigo6g12_app.h	78
5.3	ndigo6g12_adc_single.cpp	82
5.4	ndigo6g12_adc_dual.cpp	83
5.5	ndigo6g12_adc_quad.cpp	84
5.6	ndigo6g12_adc_averager.cpp	86
5.7	ndigo6g12_tdc.cpp	88
5.8	delay.h	90
6	Technical Data	95
6.1	Digitizer Characteristics	95
6.1.1	1-Channel-Mode (6.4 Gsps)	95
6.1.2	2-Channel-Mode (3.2 Gsps)	95
6.1.3	4-Channel-Mode (1.6 Gsps)	96
6.2	Oscillator Time Base	96
6.3	Electrical Characteristics	96
6.3.1	Environmental Conditions for Operation	96
6.3.2	Environmental Conditions for Storage	97
6.3.3	Power Supply	97
6.3.4	Analog Inputs	97
6.3.5	Digital Inputs	97
6.3.6	Absolute Maximum Ratings	98
	Analog Inputs	98
	Digital Inputs	98
6.4	Information Required by DIN EN 61010-1	98
6.4.1	Manufacturer	98
6.4.2	Intended Use and System Integration	99
6.4.3	Environmental Conditions	99
6.4.4	Inputs	99
6.4.5	Recycling	99
6.4.6	Export Control	100
7	Revision History	101
7.1	Firmware	101
7.2	Driver	101
7.3	User Guide	102
8	Erratum	104

Introduction

The Ndigo6G-12 offers **6400 Msps sample rate, 12 bit resolution** and a greatly improved **readout rate of up to 5200 MB/s**.

The unit is a **combined ADC/TDC board** for the acquisition of pulses in time-of-flight applications. It builds on the established platform of the Ndigo5G-10 but takes it to the next level both in performance and flexibility.

The Ndigo6G-12 was specifically designed for time-of-flight applications like LIDAR or TOF mass spectrometry. A measurement precision of **5 ps (RMS)** is achievable for unipolar pulses. In addition, information on the pulse shape, such as area or amplitude, is recorded.

Four channels with 1600 Msps at 12 bit resolution can be acquired independently. Alternatively, the four channels can be combined into two channels or into a single channel. This way, either a higher temporal resolution **up to 6400 Msps** or a **larger dynamic range** can be achieved via [multiple-sampling modes](#).

This User Guide documents the hardware and functionality of the Ndigo6G-12 board, as well as the driver programming API provided by the Ndigo6G-12 driver.

This User Guide is also available online at docs.cronologic.de/ndigo6g.

Features

- **12 bit** dynamic range
- Up to **6400 Msps** sample rate (in 1-channel mode) for increased resolution in time domain.
- Up to **four ADC channels** for your individual measurement setups.
- **Four TDC channels** with a resolution of **13 ps**.
- **Two digital control inputs** for effective **gating and triggering**.
- PCIe3 x8 interface for simple and fast data transfer to most PCs.
- **Unlimited multihit** capabilities.
- **Common start** and **common stop** capabilities.
- Continuous ADC readout rate of approx. **5200 MB/s**.
- **Zero suppression**, significantly reducing PCIe load.
- **Internal 10 MHz** clock with a time base of **10 ppb** or the **ability to use an external 10 MHz** clock.

Board overview

Optimized for	TOF applications
ADC channels	4
TDC channels	4
Digital control channels	2
Connectors	10 × LEMO 00
Sample rate	6400 Msps (1-Channel Mode) 3200 Msps (2-Channel Mode) 1600 Msps (4-Channel Mode)
Resolution	12 bit
Maximum bandwidth	TBD
TDC bin size	13 ps
TDC double pulse resolution	typically 5 ns
Multihit	unlimited
Dead time between groups	none
Readout rate	5200 MByte/s (ADC) 30 MHits/s (all TDC channels) 11.6 MHits/s (single TDC channel)
Timestamp range	106 d
Readout interface	PCIe3 x8
Time base	10 ppb (internal) or external 10 MHz clock
On-board calibration data storage	yes
Adjustable trigger windows	yes
Possibility for overlapping events	yes
Easy-to-use Windows C-API	yes
In-system firmware updates	yes

1 Hardware

1.1 Installation

The Ndigo6G-12 board can be installed in any PCIe x8 (or higher amount of lanes) PCIe slot. If the slot electrically supports less than eight lanes, the board will operate at lower data throughput rates.

Connect a 6-pin PCIe power cable to the connector at the rear of the board (see [Figure 1.1](#)).

Note

The Ndigo6G-12 does not operate without a 6-pin PCIe power connector.




Figure 1.1: Overview of an Ndigo6G-12 board. Note the PCIe power connector at the rear of the board.

1.2 Cooling

The Ndigo6G-12 board is equipped with an active cooling system, ensuring proper cooling of the device. If, however, the temperature of the ADC chip exceeds 90 °C (for instance, if the device is operated in inappropriate environmental conditions, see [Section 6.3.1](#)), a warning is issued to the device driver. When the temperature exceeds 95 °C, the ADC chip is disabled to avoid damaging the device.

1.3 External Inputs and Connectors

1.3.1 Front bracket inputs

The inputs of the Ndigo6G-12 board are located on the slot bracket.

Figure 1.2 shows the location of the four analog inputs A to D (see Section 1.3.3), the four digital TDC inputs 0 to 3 (see Section 1.3.4), and the two digital control inputs TRG and GATE (see Section 1.3.5).




Figure 1.2: Input connectors of an Ndigo6G-12 board located on the PCI bracket.

1.3.2 Clock connections

Connectors to connect an external clock or to access the internal clock signal are located at the top of the board (see Figure 1.1).

Clk in (SMA)

Connect your external 10 MHz clock signal here. Make sure to set `ndigo6g12_init_parameters::clock_source` to `NDIGO6G12_CLOCK_SOURCE_SMA`.

Clk out (SMA)

10 MHz output. This is either the internal clock signal, or an external clock 10 MHz clock if one is used.

Clk diff (LEMO00)

Same as Clk out, but as a differential signal and with a LEMO00 connector.

1.3.3 Analog Inputs




Figure 1.3: Input circuit for each of the four analog channels.

The analog inputs of the ADC are single ended LEMO00 coax connectors. The inputs have a $50\ \Omega$ impedance and are AC coupled. The inputs are converted to a differential signal using a balun.

Analog Offsets

AC coupling removes the DC voltage offset from the input signal. However, users can shift the DC baseline voltage before sampling to a value of their choice (using the `analog_offset` parameter).

This feature is useful for highly asymmetric signals, such as pulses from TOF spectrometers or LIDAR systems. Without analog offset compensation, the pulses would begin in the middle of the ADC range, effectively cutting the dynamic range in half (see Figure 1.5). By shifting the DC baseline to one end of the ADC range, the input range can be used fully, providing the maximum dynamic range. The analog offset can be set between $\pm 0.5\text{ V}$.




Figure 1.4: Users can add an analog offset to the input before sampling.




Figure 1.5: Asymmetric signal shifted to increase dynamic range.

AC-Coupling and Baseline Drift

Due to the AC-coupling of the analog and digital inputs, a baseline drift may occur over time (see [Figure 1.6](#)). To avoid this problem, make sure your input signal fulfills the requirements laid out in [Section 6.3.4](#).




Figure 1.6: Baseline drift due to AC-coupling. A second pulse close to a first may be influenced by a shifted baseline, as sketched in the lower graph.

1.3.4 Digital TDC Inputs

The Ndigo6G-12 board includes four TDC channels with 13 ps timing resolution. The inputs are AC coupled (see [Figure 1.7](#)).




Figure 1.7: Principal input circuit for each of the digital TDC and control inputs.

The following members of the `ndigo6g12_configuration` struct configure, respectively, TDC channels 0 to 3:

`tdc_trigger_offsets[0:3]`

Configure the DC offset.

`trigger[NDIGO6G12_TRIGGER_TDC0:NDIGO6G12_TRIGGER_TDC3]`

Configure if an edge or level trigger is used (relevant, if the TDCs are used in `trigger_blocks` or `gating_blocks`) and if the rising or falling edge of the input signal triggers.

`tdc_configuration.channel[0:3]`

Configure if (`channel[0:3].enable`) and when (`channel[0:3].gating_block`) timestamps

are recorded on the TDC channel.

The trigger unit input logic is summarized, as well, in [Figure 2.14](#).

1.3.5 Digital Control Inputs

There are two digital control inputs on the front slot cover called TRG and GATE.

Input-signals on the inputs TRG and GATE are digitized and routed to the Trigger Matrix. They can be used to trigger any of the trigger state machines and [gating blocks](#) with maximum sampling rate.

The digital control inputs are optimally suited to be used as digital triggers and gates, and we recommend using them instead of the [digital TDC inputs](#) for these purposes.

TRG and GATE are configured analogously to the TDC inputs (see [Section 1.3.4](#) and [Figure 2.14](#)), where indices 4 (5) and `NDIGO6G12_TRIGGER_TRG` (`NDIGO6G12_TRIGGER_GATE`) correspond to input TRG (GATE).

The input circuit and trigger logic is identical to the TDC inputs (see [Figures 1.7](#) and [2.14](#)).

Use Control Inputs as TDCs

The control inputs TRG and GATE can be used as low-resolution TDCs. The dead-time is 5 ns. Pulses should have a width of at least 300 ps to reliably be detected.

Hint

To record timestamps with the TRG or GATE input, set `config.tdc_configuration.channel[4|5].enable` to true.

Note

The digital *control* inputs TRG and GATE are best suited for triggering and controlling gates.
The digital *TDC* inputs are best suited for measuring precise time stamps.

2 Functionality

2.1 ADC Modes

The ADC quantizes the input signal using 12 bits. By default, these are mapped to signed 16 bit (for more details, see [Section 4.3](#)).

Data processing such as trigger detection or packet building are always performed at 5 ns intervals. Depending on the ADC mode, this interval may contain 32 ([1-Channel Mode](#) @ 6.4 Gsps), 16 ([2-Channel Mode](#) @ 3.2 Gsps) or 8 ([4-Channel Mode](#) @ 1.6 Gsps) samples.

The ADC mode is configured using `ndigo6g12_configuration::adc_mode`.

The board supports using one, two or four channels. This is configured when the board is initialized, see `ndigo6g12_init_parameters::application_type`.

During interleaving, the Ndigo6G-12 firmware reorders and groups the data into a linear sample stream. The process is fully transparent. For users, the only difference is that a 5 ns cycle can contain 8, 16 or 32 samples, depending on the mode.

Depending on the `application_type`, the minimal length of the output packets changes. The minimal lengths are:

- 3 × 32 Samples (15 ns) @ 6.4 Gsps (1-Channel Mode)
- 3 × 16 Samples (15 ns) @ 3.2 Gsps (2-Channel Mode)
- 4 × 8 Samples (20 ns) @ 1.6 Gsps (4-Channel Mode)

2.1.1 1-Channel Modes A and D

In these modes, only a single channel is used. The analog signal on that channel is digitized at 6.4 Gsps. Packet size is always a multiple of 32 samples per 5 ns (See [Figures 2.1](#) and [2.12](#)).

For this mode, `ndigo6g12_static_info::application_type` needs to be either `NDIGO6G12_APP_TYPE_1CH` or `NDIGO6G12_APP_TYPE_AVRG`.




Figure 2.1: ADCs in 1-channel-mode A, B, C or D interleaved for 6.4 Gsps.

2.1.2 2-Channel Mode AD

In this mode, two channels are used simultaneously. The analog signals on these channels are digitized at 3.2 Gsps each. Packet size is always a multiple of 16 samples per 5 ns (See [Figures 2.2](#) and [2.11](#)).

For this mode, `ndigo6g12_static_info::application_type` needs to be `NDIGO6G12_APP_TYPE_2CH`.




Figure 2.2: ADCs in 2-channel-mode AD, interleaved for 3.2 Gsps.

2.1.3 4-Channel Mode ABCD

In this mode, all four channels are digitized independently at 1.6 Gsps each. The packet size is always a multiple of 16 samples per 10 ns. (See [Figures 2.3](#) and [2.10](#)).

For this mode, `ndigo6g12_static_info::application_type` needs to be `NDIGO6G12_APP_TYPE_4CH`.




Figure 2.3: ADCs in 4-channel-mode ABCD at 1.6 Gsps.

2.1.4 Multiple Sampling Modes

In these modes, only the specified input channels are used, but the channels are sampled independently by the ADC cores. The output of the board depends on `ndigo6g12_configuration::sample_averaging`.

- `sample_averaging == false`: The digitized samples are output as separate packets (the number of which depends on the selected mode).

- `sample_averaging == true`: The average of the digitized samples is calculated and output as one single packet.

Using the same trigger settings on all ADCs can be used to reduce noise by averaging the four channels. To deal with complex triggering conditions, different trigger settings on each of the ADCs can be used.

The Ndigo6G-12 provides four ADCs sampling at 1.6 Gsps each. Higher speed modes are implemented by interleaving two or four of these ADCs.

Modes AA and DD

In this mode, input channel A (or D) is sampled at 3.2 Gsps two times and independently by the internal ADC cores, see Figure 2.4.

For this mode, `ndigo6g12_static_info::application_type` needs to be `NDIGO6G12_APP_TYPE_2CH`.




Figure 2.4: ADCs in 2-channel-mode AA or DD at 3.2 Gsps.

Mode AADD

In this mode, input channel A and D are sampled at 1.6 Gsps two times and independently by the internal ADC cores, see Figure 2.5.

For this mode, `ndigo6g12_static_info::application_type` needs to be `NDIGO6G12_APP_TYPE_4CH`.




Figure 2.5: ADCs in 4-channel-mode AADD at 1.6 Gsps.

Modes AAAA, DDDD

In this mode, input channel A (or D) are sampled at 1.6 Gsps four times and independently by the internal ADC cores, see Figure 2.6.

For this mode, `ndigo6g12_static_info::application_type` needs to be `NDIGO6G12_APP_TYPE_4CH`.




Figure 2.6: ADCs in 4-channel-mode AAAA or DDDD at 1.6 Gsps.

2.2 Zero Suppression

One of the Ndigo6G-12's key features is on-board zero suppression to reduce PCIe bus load. Only data that passes specifications predefined by the user is transmitted. Data is transmitted as so-called "*packets*." For the ADC channels, the packet contains the waveform data and a timestamp giving the absolute time (i.e., the time since the start of the data acquisition) of the packet's first sample.

Figure 2.7 shows a simple example: Data is only written to the PC if the sample values exceed a specific threshold. Expanding on that, the Ndigo6G-12's zero suppression can be used to realize much more complex scenarios using the *Trigger* and *Gating Blocks* (see Sections 2.3 and 2.4).




Figure 2.7: Simple zero suppression: Only data with values above a threshold are written to the PC.

2.3 Trigger Setup

The Ndigo6G-12 records analog waveforms using zero suppression. Whenever a relevant waveform is detected, data is written to an internal FIFO memory.

Each ADC channel has two *trigger units*. These can be configured independently (e.g., one unit could trigger on rising edges, the other on falling edges). They are configured with `config.trigger`.

Each ADC channel has a corresponding *trigger block* that determines whether data is written to the internal FIFOs. The trigger blocks are configured with `config.trigger_block`. Each trigger block can take any amount of trigger units as a source (for details, see `ndigo6g12_trigger_block::sources` or [Section 2.3.2](#)), thus, enabling sophisticated trigger setups.

2.3.1 Trigger configuration

Analog Inputs

Users can specify a *threshold* and can choose whether triggering is used whenever incoming data is below or above the threshold (level triggering, see [Figure 2.8](#)) or only if data exceeds the threshold (edge triggering, see [Figure 2.9](#)).

A gate *length* can be set to extend the recording window by multiples of 5 ns. Furthermore, a *precursor* window can be specified, causing the trigger unit to write data to the FIFO ($\text{precursor} \times 5 \text{ ns}$) before the trigger event.

When edge triggering is used, all packets have the same length of $(\text{precursor} + \text{length} + 1)$ -cycles of 5 ns. For level triggering, packet length is data dependent.

If *retrigger* is enabled and the trigger conditions are fulfilled during the recording of the postcursor, the recording window is extended (see [Figure 2.7](#)).




Figure 2.8: Example for level triggering.




Figure 2.9: Example for edge triggering.




Figure 2.10: Triggering in 4-channel mode at 8 samples per clock cycle.




Figure 2.11: Triggering in 2-channel mode at 16 samples per clock cycle.




Figure 2.12: Triggering in 1-channel mode at 32 samples per clock cycle.

Digital Inputs

For all digital inputs, the configuration value `ndigo6g12_trigger::threshold` is ignored. Their trigger threshold is configured by `ndigo6g12_configuration::tdc_trigger_offsets`.

Equivalently to the analog inputs, edge- or level-trigger functionality can be enabled using `ndigo6g12_trigger::edge`. The duration of a level trigger is solely limited by the AC-coupling (see Figure 1.6 for the effects of AC-coupling on a signal).

2.3.2 Trigger inputs

A `trigger_block` can use several input *sources*:

- The eight trigger decision units of all four ADC channels (Figure 2.13)
- The four TDC and the two digital control inputs (Figure 2.14)
- A function trigger providing random or periodic triggering (see *Auto Triggering Function Generator*).

Trigger inputs from the above sources can be concatenated using a logical OR by setting the appropriate bits in the bitmask (see `ndigo6g12_trigger_block::sources`).

See also Figure 2.15.




Figure 2.13: From the ADC inputs, a trigger unit creates an input flag for the trigger matrix. Each digitizer channel (A, B, C, D) has two trigger units.




Figure 2.14: The digital inputs TDC0, TDC1, TDC2, TDC3, TRG, and GATE have simpler trigger units.




Figure 2.15: Trigger Matrix. The eight trigger signals from the four analog channels and the trigger signals from the six digital channels (four TDC channels, TRG, GATE) can be combined to create a trigger input for each *trigger block*. Additionally, four *gate signals* (see [Figure 2.16](#)) can be used to suppress trigger during configurable time frames.

2.3.3 Gating trigger events

Triggers can be fed into the *gating_blocks* as outlined in [Chapter 2.4](#) and [Figure 2.16](#).

In return, the *gating_blocks* can be used to block writing data to the FIFO. That way, only zero-suppressed data occurring when the selected gate is active is transmitted. This procedure reduces PCIe bus load even further.

Which *gating_block* is used to block a particular *trigger_block* is configured with `ndigo6g12_trigger_block::gates`.

2.4 Gating Blocks

In order to decrease the amount of data transmitted to the PC, the Ndigo6G-12 includes four independent gate and delay units.

They are configured using `ndigo6g12_configuration::gating_block` and (specifically for the TDC channels) `ndigo6g12_tdc_channel::gating_block`.

A gate and delay unit creates a gate window starting and closing at specified times after a trigger event (as configured by the user with `ndigo6g12_gating_block::start` and `stop`).

Concretely, if a trigger event is detected, a timer starts. After the timer reaches the time corresponding to `start`, the gate will activate. After the timer reaches the time corresponding to `stop`, it will inactivate.

This behavior may be influenced by the `retrigger` feature. With this feature enabled, another trigger signal will reset the timer to zero. That means, if a second trigger is detected *before* the gate is activated,




Figure 2.16: Gating Blocks: Each gating block can use an arbitrary combination of inputs to trigger its state machine. The outputs can be individually inverted and routed to the AND-gate feeding the trigger blocks.

the time until it *activates* is extended. If, however, the gate was already active, the time until it *inactivates* will be extended.

⚠ Attention

A bug in Firmware Rev. ≤ 1.24120 causes the retrigger feature to reset the gate logic entirely (i.e., the state of the gate will inactivate after a retrigger event).

Depending on `ndigo6g12_gating_block::negate`, an active gate will be open (signal detection enabled) or closed (signal detection disabled).

Each gating block can use an arbitrary combination of inputs which trigger it. This is configured using `ndigo6g12_gating_block::sources`.

`trigger_blocks` can use the gate signal to suppress data acquisition, that is, only data that fulfills zero suppression specifications occurring in an open gate window is written to the PC.

Figure 2.17 shows the functionality of the gate timing and delay unit.




Figure 2.17: Gate and delay functionality: When a trigger occurs, the gate opens after a set period of time “Gate Start” and closes when it reaches “Gate Stop”. A second trigger event may influence this behavior if retriggering is enabled.

2.4.1 Examples

Example 1: Suppression of Noise After Starting an Acquisition

In mass spectrometer and other experiments, noise while starting data acquisition can result in undesired trigger events during start-up time. To prevent noise in the output data, a gating block could be used to suppress all triggers during start-up.

The following example illustrates the use of a gating block (in the following, `gating_block[0]`) to prevent recording noise:

- Set up the GATE input to trigger on each acquisition start, that is, `trigger[NDIGO6G12_TRIGGER_GATE]` is configured corresponding to the input signal (e.g., configuring the polarity).

- `NDIG06G12_TRIGGER_SOURCE_GATE` is selected as input source of `gating_block[0].source` and the `gating_block[0].start` parameter is set to 0.
- The `gating_block[0].stop` parameter is set to the desired length (in multiples of 5 ns).
- `gating_block[0].negate` is set to true.

Now, `gating_block[0]` will output a LOW pulse of the desired length (that is, the gate is closed during start-up time) whenever there is a pulse on the GATE input.

Now, select the above gate for the trigger block you want to use for triggering data acquisition, e.g., `trigger_block[0]`:

- Set `trigger_block[0].sources` e.g.,

```
config.trigger_block[0].sources = NDIG06G12_TRIGGER_SOURCE_A0 | NDIG06G12_
↳TRIGGER_SOURCE_D0
```

uses the ADC input channels A and D as sources.

- Set `NDIG06G12_TRIGGER_GATE_0` as `trigger_block[0].gates`.

```
config.trigger_block[0].gates = NDIG06G12_TRIGGER_GATE_0
```

Now, recording of data is suppressed for an initial start-up time.

2.4.2 Example 2: Delayed Trigger

To sample a short window at a specified time after a trigger event on a channel, a gating block can be used to create a delayed trigger. To do this, one of the triggers of the channel of interest is configured to the desired parameters by selecting the threshold, setting the edge polarity and enabling edge triggering.

Instead of directly using this trigger as an input to the trigger block's input matrix, the trigger is selected as an input to a gating block. The block is configured with `start = delay` (in multiples 5 ns) and `stop = start+1`, `negate = false`. This causes the gating block to produce a one clock cycle pulse on its output after the specified delay.

To send this pulse to the trigger block, the gating block must be enabled in the trigger block's AND matrix and the ONE trigger source must be selected.

2.5 Auto Triggering Function Generator

Some applications require periodic or random triggering. The Ndigo6G-12's function generator provides this functionality.

The delay between two trigger pulses of this trigger generator is the sum of two components: A fixed value M and a pseudo-random value given by the exponent N .

The period is

$$T = M + [1 \dots 2^N] - 1$$

clock cycles with a duration of 5 ns per cycle, where $6 \leq M < 2^{32}$ and $0 \leq N < 32$.

This allows to monitor input signals at times the current trigger configuration does not trigger, e.g., to get baseline information in mass spectrometry applications. It can also be used to determine a suitable threshold level for the trigger by first getting random statistics on the input signal.

This functionality is enabled and configured using `ndigo6g12_configuration::auto_trigger_period` and `auto_trigger_random_exponent`.

2.6 Averaging Mode

Instead of streaming each recorded trigger event as packets, it is possible to average over multiple trigger events.

By initializing the Ndigo6G-12 board with `NDIGO6G12_APP_TYPE_AVRG`, Averaging Mode is enabled. Then, a number of `ndigo6g12_averager_configuration::iterations` are averaged before output is written.

Averaging Mode can be used only with ADC modes A and D (see [Section 2.1](#)).

Attention

Be aware that in averaging mode, the first two 64-bit words in `data` are an extended header. See [Section 4.5](#) for more information.

2.7 Timing Generator (TiGer)

The LEMO connectors of all TDC channels, the TRG channel, and the GATE channel can be used as an AC-coupled trigger output. The TiGer functionality can be configured independently for each connector.

Each TiGer is configured using the `ndigo6g12_tdc_tiger_block` struct. The tiger blocks can be triggered by any combination of inputs, including the auto-trigger and the ADC channels.

Note

The TiGer configuration is similar to the `gating blocks`.

The TiGer can be used in different output `modes`. For an overview of the different modes, see the documentation in the API section.

With restrictions, the respective LEMO connectors can be used simultaneously as a TiGer output *and* as an input.

2.8 Performing a firmware update

The Ndigo6G-12 device driver includes the tool `FirmwareGUI_64.exe`. It can be used to perform a firmware update.

The tool is located in your device driver installation path under `apps\x64\`.

The tool is shown in [Figure 2.18](#).




Figure 2.18: Firmware flash tool for the Ndigo6G-12.

2.8.1 Procedure

1. If you have multiple Ndigo6G-12 installed, choose a card in the “Card” dropdown menu.
2. It is advisable to perform a backup of the current firmware and calibration data. Click the respective “Backup” button in the tool.
3. Optionally select the application type that you wish to use. This step is not required and can also be performed when configuring the Ndigo6G-12 in your user software.
4. Browse to the new firmware file: In the “Status” section, click on “Browse”. The firmware that is delivered with the device driver is located at `firmware\Ndigo6G_Firmware_YYYYMMDD.cronorom`.
5. Optionally compare the currently installed firmware with the selected firmware by pressing “Verify”.
6. Click “Flash” to perform the firmware update.

Attention

The new firmware will only be used after a *complete* power cycle. A simple reboot may not be sufficient.

Attention

After a firmware update the TDCs have to be re-calibrated. See [Calibrating the TDC](#) for the procedure.

2.9 Calibrating the TDC

You can backup or restore the calibration from a previous backup using *FirmwareGUI_64.exe* (see [Performing a firmware update](#) and [Figure 2.18](#)).

In the “Calibration” section, click “Backup” and choose a location for the `.ndigo6gcal` calibration file.

You can compare the currently used calibration with the calibration from a backup file by clicking “Verify” button after browsing to your calibration file.

You can flash the calibration from a `*.ndigo6gcal` file onto the Ndigo6G-12 by clicking “Flash” after browsing to your calibration file.

Attention

After performing a [firmware update](#), it is always necessary to re-calibrate your Ndigo6G-12. Restoring a previous calibration from a backup is not sufficient.

2.9.1 Re-calibrating the Ndigo6G-12

Calibration is performed with the command-line tool *ndigo6g12_tdc_alignment.exe*. It is located in the installation directory of the Ndigo6G-12 driver under `apps\x64` (by default `C:\Program Files\cronologic\Ndigo6G-12\apps\x64`).

Navigate to the folder and open it in a terminal, then start the tool from that terminal.

The tool takes command line arguments. Run `.\ndigo6g12_tdc_alignment.exe -help` for an overview.

Calibration is performed by simply starting the tool: `.\ndigo6g12_tdc_alignment.exe`.

If multiple Ndigo6G-12 are installed in your system, you can perform calibration for each one of them by calling `.\ndigo6g12_tdc_alignment.exe -index <device_index>`, where the `<device_index>` starts at 0 and increments for each Ndigo6G-12.

3 Driver Programming API

Attention

The API requires *driver versions* >**2.0.0** and *firmware* **1.24120**.

The API is a DLL with C linkage. Declarations of the interface are found in `ndigo6g12_interface.h`, provided by the Ndigo6G-12 driver.

This chapter provides an overview of the provided API functionality.

3.1 Constants

3.1.1 General

NDIGO6G12_API_VERSION

The current API version.

NDIGO6G12_TRIGGER_COUNT

The number of ADC and TDC triggers, including AUTO and ONE.

NDIGO6G12_ADC_CHANNEL_COUNT

The number of analog input channels.

NDIGO6G12_GATE_COUNT

The number of gating blocks.

NDIGO6G12_TDC_CHANNEL_COUNT

The number of high (TDC0-3) and low (TRG, GATE) resolution TDC input channels.

NDIGO6G12_BITSTREAM_DATE_LEN

Bitstream date format: YYYY-MM-DD hh:mm:ss

NDIGO6G12_CALIBRATION_DATE_LEN

Calibration date format: YYYY-MM-DD hh:mm

NDIGO6G12_FLASH_SIG_LEN

Length of Ndigo6G-12 flash signature

NDIGO6G12_FIFO_DEPTH

ADC sample FIFO depth.

It is the maximum recording length in multiples of 5 ns.

NDIG06G12_MAX_PRECURSOR

Maximum for *ndigo6g12_trigger_block::precursor*.

NDIG06G12_MAX_MULTISHOT

Maximum for *ndigo6g12_trigger_block::multi_shot_count*.

3.1.2 Trigger and Gating Block Sources

Bitmasks for trigger sources.

Used for *ndigo6g12_trigger_block::sources*, *ndigo6g12_gating_block::sources*, *ndigo6g12_tdc_gating_block::sources*, and *ndigo6g12_tdc_trigger_block::sources*.

Defines

NDIG06G12_TRIGGER_SOURCE_NONE

All trigger sources disabled.

NDIG06G12_TRIGGER_SOURCE_A0

NDIG06G12_TRIGGER_SOURCE_A1

NDIG06G12_TRIGGER_SOURCE_B0

NDIG06G12_TRIGGER_SOURCE_B1

NDIG06G12_TRIGGER_SOURCE_C0

NDIG06G12_TRIGGER_SOURCE_C1

NDIG06G12_TRIGGER_SOURCE_D0

NDIG06G12_TRIGGER_SOURCE_D1

NDIG06G12_TRIGGER_SOURCE_TDC0

NDIG06G12_TRIGGER_SOURCE_TDC1

NDIG06G12_TRIGGER_SOURCE_TDC2

NDIG06G12_TRIGGER_SOURCE_TDC3

NDIGO6G12_TRIGGER_SOURCE_TRG

NDIGO6G12_TRIGGER_SOURCE_GATE

NDIGO6G12_TRIGGER_SOURCE_AUTO

NDIGO6G12_TRIGGER_SOURCE_ONE

Trigger signal is active each clock cycle.

NDIGO6G12_TRIGGER_SOURCE_FPGA0

Deprecated. Alias for [NDIGO6G12_TRIGGER_SOURCE_TRG](#).

NDIGO6G12_TRIGGER_SOURCE_FPGA1

Deprecated. Alias for [NDIGO6G12_TRIGGER_SOURCE_GATE](#).

3.1.3 Function return values

Return codes of various functions.

All ERRORS must be positive integers, because the upper byte is used by crono_tools

Defines

CRONO_OK

CRONO_WINDRIVER_NOT_FOUND

CRONO_DEVICE_NOT_FOUND

CRONO_NOT_INITIALIZED

CRONO_WRONG_STATE

CRONO_INVALID_DEVICE

CRONO_BUFFER_ALLOC_FAILED

CRONO_TDC_NO_EDGE_FOUND

CRONO_INVALID_BUFFER_PARAMETERS

CRONO_INVALID_CONFIG_PARAMETERS

CRONO_WINDOW_CALIBRATION_FAILED

CRONO_HARDWARE_FAILURE

CRONO_INVALID_ADC_MODE

CRONO_SYNCHRONIZATION_FAILED

CRONO_DEVICE_OPEN_FAILED

CRONO_INTERNAL_ERROR

CRONO_CALIBRATION_FAILURE

CRONO_INVALID_ARGUMENTS

CRONO_INSUFFICIENT_DATA

3.1.4 PCIe Information

PCIe correctable error flags.

Only relevant when troubleshooting.

Defines

CRONO_PCIE_RX_ERROR

CRONO_PCIE_BAD_TLP

CRONO_PCIE_BAD_DLLP

CRONO_PCIE_REPLAY_NUM_ROLLOVER

CRONO_PCIE_REPLAY_TIMER_TIMEOUT

CRONO_PCIE_ADVISORY_NON_FATAL

CRONO_PCIE_CORRECTED_INTERNAL_ERROR

CRONO_PCIE_HEADER_LOG_OVERFLOW

PCIe uncorrectable error flags.

Only relevant when troubleshooting.

Defines

`CRONO_PCIE_UNC_UNDEFINED`

`CRONO_PCIE_UNC_DATA_LINK_PROTOCOL_ERROR`

`CRONO_PCIE_UNC_SURPRISE_DOWN_ERROR`

`CRONO_PCIE_UNC_POISONED_TLP`

`CRONO_PCIE_UNC_FLOW_CONTROL_PROTOCOL_ERROR`

`CRONO_PCIE_UNC_COMPLETION_TIMEOUT`

`CRONO_PCIE_UNC_COMPLETER_ABORT`

`CRONO_PCIE_UNC_UNEXPECTED_COMPLETION`

`CRONO_PCIE_UNC_RECEIVER_OVERFLOW_ERROR`

`CRONO_PCIE_UNC_MALFORMED_TLP`

`CRONO_PCIE_UNC_ECRC_ERROR`

`CRONO_PCIE_UNC_UNSUPPORTED_REQUEST_ERROR`

3.2 Initialization

To use a Ndigo6G-12 board, it first needs to be initialized. This is done by calling `ndigo6g12_init()`. The initialization parameters necessary for `ndigo6g12_init()` are provided in the `ndigo6g12_init_parameters` struct.

The general procedure for initialization is as follows:

1. Load a default set of initialization parameters using `ndigo6g12_get_default_init_parameters`.
2. If necessary, adjust default parameters to your specific needs.
3. Initialize the Ndigo6G-12 board using `ndigo6g12_init()`.
4. Check that the initialization was successful. If so, the return value of `ndigo6g12_init()` is `CRONO_OK`.

Information on the current device will be stored as type `ndigo6g12_device`.

ndigo6g12_get_default_init_parameters(init)

Macro that calls `ndigo6g12_get_default_init_parameters_version` with the correct API version.

int **ndigo6g12_get_default_init_parameters_version**(`ndigo6g12_init_parameters` *init, int client_api_version)

Sets up the standard parameters.

Gets a set of default parameters for `ndigo6g12_init()`. This must always be used to initialize the `ndigo6g12_init_parameters` structure.

For convinience, the macro `ndigo6g12_get_default_init_parameters` is provided, which automatically sets the correct `client_api_version`.

Default values:

- `card_index` = 0
- `board_id` = 0
- `buffer_size[0]` = 64 (MiB)
- `buffer_size[1-7]` = 0 (unused)
- `dma_read_delay` = 1000
- `perf_derating` = 0
- `led_flashing_mode` = 1
- `clock_source` = `NDIGO6G12_CLOCK_SOURCE_INTERNAL`
- `application_type` = `NDIGO6G12_APP_TYPE_CURRENT`
- `force_bitstream_update` = false
- `partial_bitstream_size` = 0
- `partial_bitstream` = nullptr
- `firmware_locations` = nullptr

Parameters

- **init** – **[in]** Pointer to a structure in which to store the initialization values.
- **client_api_version** – **[in]** `NDIGO6G12_API_VERSION`

Returns

See *Function return values*.

int **ndigo6g12_init**(`ndigo6g12_device` *device, `ndigo6g12_init_parameters` *params, const char **error_message)

Open and initialize an Ndigo6G-12 board.

Which Ndigo6G-12 board will be initialized is determined by `ndigo6g12_init_parameters::card_index`.

Parameters

- **device** – **[out]** Pointer to the device struct.

- **params** – **[in]** Pointer to the structure that contains the initialization parameters.
- **error_message** – **[out]** Location in which to store the error message as plain text.

Returns

See [Function return values](#).

int **ndigo6g12_close**([ndigo6g12_device](#) *device)

Finalize the driver for this device.

Parameters

device – **[in]** Pointer to the device that should be finalized.

Returns

See [Function return values](#).

struct **ndigo6g12_device**

Contains information of the Ndigo6G-12 device in use.

Public Members

bool **is_valid**

void ***ndigo6g12**

struct **ndigo6g12_init_parameters**

Struct for the initialization of the Ndigo6G-12.

This structure MUST be completely initialized.

Public Members

int **version**

The version number.

It is increased when the definition of the structure is changed. The increment can be larger than 1 to match driver version numbers or similar. Set to 0 for all versions up to first release.

Must be set to [NDIGO6G12_API_VERSION](#).

int **card_index**

The index in the list of Ndigo6G-12 boards that should be initialized.

There might be multiple boards installed in the system that are handled by this driver as reported by [ndigo6g12_count_devices\(\)](#). This index selects one of them. Boards are enumerated depending on the PCIe slot. The lower the bus number and the lower the slot number the lower the card index.

int **board_id**

The global index in the list of all cronologic devices.

This 8-bit number is filled into each packet created by the board and is useful if data-streams of multiple boards will be merged. If only Ndigo6G-12 boards are used, this number can be set to [card_index](#). If boards of different types that use a compatible data format are used in a system, each board should get a unique ID.

int64_t **buffer_size**[8]

The minimum size of the DMA buffer.

If set to 0, the default size of 64 MiBytes is used. For the Ndigo6G-12 only the first entry is used.

int **dma_read_delay**

The update delay of the writing pointer after a packet has been send over PCIe.

Default is 1000. Do not change.

int **perf_derating**

Default 0, corresponding to 1.6, 3.2, or 6.4 Gbps (depending on `application_type`).

For internal use only. Do not change.

int **led_flashing_mode**

Controls the LED flashing mode.

Define what LEDs do during initialization:

- 0: LEDs are off
- 1: LEDs light up once

int **clock_source**

Defines which clock source is used (internal, SMA, AUX2).

Must be one of the following:

NDIGO6G12_CLOCK_SOURCE_INTERNAL

Device is using the internal 10 MHz clock.

NDIGO6G12_CLOCK_SOURCE_SMA

Use an external 10 MHz clock as reference. The input is the SMA socket located on the board.

NDIGO6G12_CLOCK_SOURCE_AUX2

Use an external 10 MHz clock as reference. The input is the TRG LEMO connector located on the slot bracket.

uint32_t **application_type**

Select the application type.

Note that [ndigo6g12_configuration::adc_mode](#) must match the application type chosen here.

Must be one of the following:

NDIG06G12_APP_TYPE_AVRG

Averaging mode at 6.4 Gsps.

For more information, see [Section 2.6](#).

NDIG06G12_APP_TYPE_4CH

Four ADC channels at 1.6 Gsps.

NDIG06G12_APP_TYPE_2CH

Two ADC channels at 3.2 Gsps.

NDIG06G12_APP_TYPE_1CH

One ADC channel at 6.4 Gsps.

NDIG06G12_APP_TYPE_CURRENT

Use currently installed application type.

crono_bool_t force_bitstream_update

Force a bitstream update that configures the FPGA.

During the initialization of the board, a bitstream configures the FPGA of the Ndigo6G-12. This is only done if during the initialization of the Ndigo6G-12, `application_type` is different from the `application_type` that the Ndigo6G-12 is currently configured in. That is, the FPGA is only reconfigured, if `application_type` changes.

By setting `force_bitstream_update` to true, one can force a reconfiguration of the FPGA.

int partial_bitstream_size

Size of [partial_bitstream](#).

Reserved for future expandability.

uint32_t*partial_bitstream

Pointer to a buffer with partial bitstream data.

Can be nullptr if [application_type](#) matches `application_type` of currently installed firmware.

Reserved for future expandability.

const char*firmware_locations

Location where firmware is installed.

Pointer to a list of paths (separated by ;) Can be nullptr if [application_type](#) matches `application_type` of currently installed firmware.

3.3 Status information

The driver provides functions to retrieve detailed information on the type of board, it's configuration, settings and state. The information is split according to its scope and the computational requirements to query the information from the board.

`int ndigo6g12_get_driver_revision()`

Get the driver version in integer format.

Returns

The driver version in the same format as [`ndigo6g12_static_info::driver_revision`](#).

`const char *ndigo6g12_get_driver_revision_str()`

Get the driver version in string format.

Returns

The Driver version including SVN build revision as a string with format x.y.z.svn.

`int ndigo6g12_count_devices(int *error_code, const char **error_message)`

Get the number of Ndigo6G-12 boards that are installed in the system.

Parameters

- **error_code** – **[out]** Pointer to an integer in which to store the [error code](#).
- **error_message** – **[out]** Location in which to store the error message as plain text.

Returns

The number.

`int ndigo6g12_get_static_info(ndigo6g12_device *device, ndigo6g12_static_info *static_info)`

Get the static information.

The static information does not change after the device initialization.

Parameters

- **device** – **[in]** Pointer to the device from which to get the information.
- **static_info** – **[out]** Pointer to a structure in which to store the information.

Returns

See [Function return values](#).

`int ndigo6g12_get_param_info(ndigo6g12_device *device, ndigo6g12_param_info *param_info)`

Get parametric information.

The parametric information may change due to the configuration.

Parameters

- **device** – **[in]** Pointer to the device from which to get the information.
- **param_info** – **[out]** Pointer to a structure in which to store the information.

Returns

See [Function return values](#).

`int ndigo6g12_get_fast_info(ndigo6g12_device *device, ndigo6g12_fast_info *fast_info)`

Get fast status information.

The information can be retrieved within a few microseconds.

Parameters

- **device** – **[in]** Pointer to the device from which to get the information.
- **fast_info** – **[out]** Pointer to a structure in which to store the information.

Returns

See [Function return values](#).

```
int ndigo6g12_get_pcie_info(ndigo6g12\_device *device, crono\_pcie\_info *pcie_info)
```

Reads the PCIe info like correctable and uncorrectable errors.

Parameters

- **device** – **[in]** Pointer to the device.
- **pcie_info** – **[out]** Pointer to the structure in which to store the information.

Returns

See [Function return values](#).

```
struct ndigo6g12_param_info
```

Contains configuration changes.

Structure filled by [ndigo6g12_get_param_info\(\)](#). This structure contains information that may change indirectly due to configuration changes.

Public Members

double **bandwidth**

Bandwidth.

4.5 or 6.5 GHz depending on [ndigo6g12_configuration::extended_bandwidth](#).

int **resolution**

ADC sample resolution.

Always 12 bit.

double **sample_rate**

Actual ADC sample rate of currently sampled data.

Depending on [ndigo6g12_configuration::adc_mode](#), that is, $\text{sample_rate} = 6.4 \text{ GHz} / \text{channels}$.

double **sample_period**

The period that one sample in the data represents in picoseconds.

double **tdc_period**

The period that one TDC bin in the data represents in picoseconds.

double **packet_ts_period**

The period that one tick of the packet timestamp represents in picoseconds.

`uint64_t tdc_packet_timestamp_offset`

The TDC packet timestamp offset.

Since TDC packets carry the timestamp of the end of the packet, to calculate the start, `tdc_packet_timestamp_offset` has to be subtracted.

`uint32_t tdc_rollover_period`

Time span of one TDC timestamp rollover period in units of the TDC binsize.

All TDC hits within this period are written to one `crono_packet`.

`double adc_sample_delay`

The delay of the ADC samples relative to TDC timestamps in picoseconds.

Note: For driver release 2.2.0 with firmware 1.25086, this value is bugged.

`int board_id`

The ID the board uses to identify itself in the output data stream.

Takes values 0 to 255.

`int channels`

Number of ADC channels in the current mode.

See [ndigo6g12_configuration::adc_mode](#).

`int channel_mask`

Mask with a set bit for each enabled input channel.

`int tdc_channels`

Number of TDC channels in the current mode.

`int64_t total_buffer`

The total amount of the DMA buffer in bytes.

`int samples_per_clock`

The number of samples in one clock cycle in the current mode.

`struct ndigo6g12_static_info`

Structure contains static information.

This structure contains information about the board that does not change during run time. It is provided by [ndigo6g12_get_static_info\(\)](#).

char **bitstream_date**[NDIGO6G12_BITSTREAM_DATE_LEN]

Bitstream creation date.

DIN EN ISO 8601 string YYYY-MM-DD HH:DD:SS describing the time when the bitstream was created.

int **board_configuration**

Describes the schematic configuration of the board.

The same board schematic can be populated in multiple variants. This is a 8-bit code that can be read from a register.

int **board_revision**

Board revision number.

The board revision number can be read from a register. It is a four bit number that changes when the schematic of the board is changed.

- 0: Experimental version of the first board. Labeled "Rev. 1".
- 2: First commercial version. Labeled "Rev. 2"

int **board_serial**

The board's serial number.

With year and running number in 8.24 format (yy.nnn; 8 bits are used to encode the year, 24 bits to encode the number).

The number is identical to the one printed on the silvery sticker on the board.

char **calibration_date**[NDIGO6G12_CALIBRATION_DATE_LEN]

Calibration date.

DIN EN ISO 8601 string YYYY-MM-DD HH:DD describing the time when the card was calibrated.

int **chip_id**

16-bit factory ID of the ADC chip.

This is the chipID as read from the 16-bit ADC chip-ID register.

crono_bool_t **dc_coupled**

Shows if the inputs are DC-coupled.

Default is false, that is, AC-coupled.

int **driver_revision**

Encoded version number for the driver.

The lower three bytes contain a triple-level hierarchy of version numbers. E.g., 0x010103 encodes version 1.1.3.

A change in the first digit generally requires a recompilation of user applications. Change in the second digit denote significant improvements or changes that don't break compatibility and the third digit changes with minor bugfixes and the like (see <https://semver.org/>).

int **driver_build_revision**

The build number of the driver according to cronologic's internal versioning system.

crono_bool_t **flash_valid**

Calibration data read from flash is valid.

If not false, the driver found valid calibration data in the flash on the board and is using it.

int **fw_revision**

Revision number of the FPGA configuration.

int **fw_type**

Type of firmware, always 5 -> Ndigo6G-12.

int **pcb_serial**

Trenz serial number.

int **svn_revision**

Subversion revision ID of the FPGA configuration.

A number to track builds of the firmware in more detail than the firmware revision. It changes with every change in the firmware, even if there is no visible effect for the user. The subversion revision number can be read from a register.

int **application_type**

Shows the initialized mode.

See NDIGO6G12_APP_TYPE_* constants.

char **config_flash_signature_primary**[NDIGO6G12_FLASH_SIG_LEN]

Shows the signature of the primary flash.

char **config_flash_signature_secondary**[NDIGO6G12_FLASH_SIG_LEN]

Shows the signature of the secondary flash.

double **auto_trigger_ref_clock**

Auto trigger clock frequency.

The clock frequency of the auto trigger in Hz used for the calculations of [ndigo6g12_configuration::auto_trigger_period](#).

Fixed at 200 MHz.

struct **ndigo6g12_fast_info**

Contains fast dynamic information.

This structure is filled by [ndigo6g12_get_fast_info\(\)](#). This information can be obtained within a few microseconds.

Public Members

int **state**

The current state of the device.

Is one of the following:

NDIGO6G12_DEVICE_STATE_INITIALIZED

Device is initialized but not yet configured for data capture.

NDIGO6G12_DEVICE_STATE_CONFIGURED

Device is ready for data capture.

NDIGO6G12_DEVICE_STATE_CAPTURING

Device has started data capture.

int **fan_speed**

Speed of the FPGA fan in rounds per minute.

Reports 0 if no fan is present.

double **fpga_temperature**

Temperature of the FPGA in °C.

double **fpga_vccint**

Internal Voltage of the FPGA in V. Useful debugging information.

double **fpga_vccaux**

Auxillary Voltage of the FPGA in V. Useful debugging information.

double **fpga_vccbram**

BRAM Voltage of the FPGA in V. Useful debugging information.

double **mgt_0v9**

Shows measured voltage for the mgt_0v9 power supply in V. Useful debugging information.

double **mgt_1v2**

Shows measured Voltage for the mgt_1v2 power supply in V. Useful debugging information.

double **adc_2v5**

Shows measured voltage for the 2v5 power supply in V. Useful debugging information.

double **clk_3v3**

Shows measured voltage for the clk_3v3 power supply in V. Useful debugging information.

double **adc_3v3**

Shows measured voltage for the adc_3v3 power supply in V. Useful debugging information.

double **pcie_3v3**

Shows measured voltage for the pcie_3v3 power supply in V. Useful debugging information.

double **opamp_5v2**

Shows measured voltage for the opamp_5v2 power supply in V. Useful debugging information.

double **temp4633_1**

Shows temperature of voltage regulator U3_1 in °C.

double **temp4633_2**

Shows temperature of voltage regulator U3_2 in °C.

double **temp4644**

Shows temperature of voltage regulator U4 in °C.

double **tdc1_temp**

Temperature of the TDC-chip in °C.

double **ev12_cmiref**

Shows voltage for differential ADC input common mode voltage in V.

Measured or calibration target depending on board revision and assembly variant.

double **ev12_temp**

Temperature of the ADC in °C.

int **alerts**

Alert bits from temperature sensor and the system monitor.

Bit 0 is set if the TDC temperature exceeds 140°C. In this case the TDC shut down and the device needs to be reinitialized.

Is one of the following:

NDIG06G12_ALERT_FPGA_TEMPERATURE

FPGA temperature alert (> 70°C)

NDIG06G12_ALERT_VCCINT

Internal FPGA voltage out of range (< 0.83 V or > 0.88 V).

NDIG06G12_ALERT_VCCAUX

FPGA auxiliary voltage out of range (< 1.75 V or > 1.89 V).

NDIGO6G12_ALERT_FPGA_TEMPERATURE_CRITICAL

FPGA temperature critical (> 80°C)

NDIGO6G12_ALERT_THS_TEMPERATURE_CRITICAL

THS temperature critical (> 140°C)

int pcie_link_width

Number of PCIe lanes the card uses.

Should always be 8 for the Ndigo6G-12.

int pcie_link_speed

Data rate of the PCIe card.

Should always be 3 for the Ndigo6G-12.

int pcie_max_payload

Maximum size for a single PCIe transaction in bytes.

Depends on the system configuration.

crono_bool_t adc_data_pll_locked

ADC data clock is PLL locked.

crono_bool_t adc_data_pll_lost_lock

ADC data clock PLL lost lock (Sticky Bit).

int adc_lanes_synced

Shows the synced ADC lanes.

Each bit corresponds to one lane. Useful debugging information.

int adc_lanes_lost_sync

Shows the ADC lanes that lost sync.

Each bit corresponds to one lane. Useful debugging information.

int adc_lanes_fifo_empty

Shows which ADC lanes have an empty FIFO.

Each bit corresponds to one lane. Useful debugging information.

int adc_lanes_fifo_full

Shows which ADC lanes have a full FIFO.

Each bit corresponds to one lane. Useful debugging information.

int adc_lanes_running

Shows which ADC lanes are running.

Each bit corresponds to one lane. Useful debugging information.

int **adc_lanes_sync_timeout**

Shows which ADC lanes were unable to sync before a timeout.

Each bit corresponds to one lane. Useful debugging information.

int **adc_sync_retry_count**

The number of ADC lane synchronization retries.

Default is set to 0. Useful debugging information.

int **adc_sync_strobe_retry_count**

The number of ADC strobe synchronization retries.

Default is set to 0. Useful debugging information.

int **adc_sync_delay_count**

16 Bit number showing when the last ADC lane synchronization was achieved.

Useful debugging information.

crono_bool_t **adc_mgt_power_good**

Shows if the supplied mgt power is sufficient.

Useful debugging information.

crono_bool_t **lmk_pll1_locked**

Shows if lmk_pll1 is locked. Useful debugging information.

crono_bool_t **lmk_pll2_locked**

Shows if lmk_pll2 is locked. Useful debugging information.

crono_bool_t **lmk_lost_lock**

Shows if lmk lost lock. Useful debugging information.

int **lmk_lock_wait_count**

Wait count of the lmk. Useful debugging information.

int **lmk_ctrl_vcxo**

Usefull for hardware debugging.

crono_bool_t **lmx_locked**

lmx locked. Useful debugging information.

crono_bool_t **lmx_lost_lock**

lmx lost lock. Useful debugging information.

int **lmx_lock_wait_count**

Imx lock wait count. Useful debugging information.

struct **crono_pcie_info**

Structure containing PCIe information.

Public Members

uint32_t **pwr_mgmt**

Organizes power supply of PCIe lanes.

uint32_t **link_width**

Number of PCIe lanes that the card uses.

Should be 1, 2, or 4 for Ndigo5G and 1, 2, 4, or 8 for the Ndigo6G-12. Ideally, should be the respective maximum.

uint32_t **max_payload**

Maximum size in bytes for one PCIe transaction.

Depends on the system configuration.

uint32_t **link_speed**

Data rate of the PCIe card.

Depends on the system configuration.

uint32_t **error_status_supported**

Different from 0 if the PCIe error status is supported for this device.

uint32_t **correctable_error_status**

Correctable error status flags, directly from the PCIe config register.

Useful for debugging PCIe problems. 0, if no error is present, otherwise one of [CRONO_PCIE_*](#).

uint32_t **uncorrectable_error_status**

Uncorrectable error status flags, directly from the PCIe config register.

Useful for debugging PCIe problems. 0, if no error is present, otherwise one of [CRONO_PCIE_UNC_*](#).

uint32_t **reserved**

For future extension.

3.4 Configuration

The Ndigo6G-12 board is configured with a configuration structure (*ndigo6g12_configuration*).

The user should first obtain a standard set of configuration parameters using *ndigo6g12_get_default_configuration()*, then modify only the necessary parameters to their specific needs.

The configuration itself is done by calling *ndigo6g12_configure()*.

```
int ndigo6g12_get_default_configuration(ndigo6g12_device *device, ndigo6g12_configuration
                                         *config)
```

Copies the default configuration to the specified config pointer.

Default values of *ndigo6g12_configuration*:

- *adc_mode* =
 - *NDIGO6G12_ADC_MODE_A* (if *application_type* = *NDIGO6G12_APP_TYPE_1CH*)
 - *NDIGO6G12_ADC_MODE_AD* (if *application_type* = *NDIGO6G12_APP_TYPE_2CH*)
 - *NDIGO6G12_ADC_MODE_ABCD* (if *application_type* = *NDIGO6G12_APP_TYPE_4CH*)
 - *NDIGO6G12_ADC_MODE_A* (if *application_type* = *NDIGO6G12_APP_TYPE_AVRG*)
- *adc_cal_set* = 3
- *analog_offsets[i]* = 0
- *tdc_trigger_offsets[i]* = *NDIGO6G12_DC_OFFSET_N_NIM*
- *trigger[i]*:
 - *edge* = true
 - *rising* = false
 - *threshold* = 512
- *trigger_block[i]*:
 - *enabled* = false
 - *retrigger* = false
 - *multi_shot_count* = 1
 - *precursor* = 0
 - *length* = 16
 - *sources* = *NDIGO6G12_TRIGGER_SOURCE_0*
 - *gates* = *NDIGO6G12_TRIGGER_GATE_NONE*
 - *minimum_free_packets* = 0
- *gating_block[i]*:
 - *negate* = false
 - *retrigger* = false
 - *start* = 0

- *stop* = 1000
- *sources* = *NDIGO6G12_TRIGGER_SOURCE_0*
- *tdc_configuration*:
 - *channel[i]*:
 - * *enable* = false
 - * *gating_block*:
 - *enable* = false
 - *negate* = false
 - *retrigger* = false
 - *retrigger* = *NDIGO6G12_TRIGGER_SOURCE_AUTO*
 - *start* = 0
 - *stop* = 1000
 - *sources* = *NDIGO6G12_TRIGGER_SOURCE_0*
 - * *tiger_block*:
 - *mode* = *NDIGO6G12_TIGER_OFF*
 - *negate* = true
 - *retrigger* = false
 - *retrigger* = *NDIGO6G12_TRIGGER_SOURCE_AUTO*
 - *start* = 0
 - *stop* = 1
 - *sources* = *NDIGO6G12_TRIGGER_SOURCE_0*
 - *skip_alignment* = false
 - *alignment_mode* = false
 - *alignment_pin_high_z* = false
 - *alignment_pin_invert* = false
 - *alignment_phase_steps* = 6
 - *send_empty_packets* = false
 - *auto_trigger_period* = 200000
 - *auto_trigger_random_exponent* = 0
 - *output_mode* =
 - *NDIGO6G12_OUTPUT_MODE_SIGNED32* (if *application_type* = *NDIGO6G12_APP_TYPE_AVRG*)
 - *NDIGO6G12_OUTPUT_MODE_SIGNED16* (otherwise)
 - *extended_bandwidth* = false

- `ramp_test_mode` = false

Parameters

- **device** – **[in]** Pointer to the device from which to get the information.
- **config** – **[out]** Pointer to a structure in which to store the configuration values.

Returns

See [Function return values](#).

int **ndigo6g12_configure**([ndigo6g12_device](#) *device, [ndigo6g12_configuration](#) *config)

Configures the Ndigo6G-12 device.

The config information is copied such that it can be changed after the call to [ndigo6g12_configure](#).

Parameters

- **device** – **[in]** Pointer to the device from which to get the information.
- **config** – **[out]** Pointer to the configuration structure.

Returns

See [Function return values](#).

struct **ndigo6g12_configuration**

Structure that contains the configuration values for the Ndigo6G-12.

This structure contains the configuration information. It is used in conjunction with [ndigo6g12_get_default_configuration\(\)](#) and [ndigo6g12_configure\(\)](#).

Public Members

int **adc_mode**

Configure ADC mode.

The chosen ADC mode has to be supported by the current NDIGO6G12_APP_TYPE.

For example, if NDIGO6G12_APP_TYPE_1CH is used, one *cannot* choose, e.g., `adc_mode` = NDIGO6G12_ADC_MODE_AA, but one has to either choose NDIGO6G12_ADC_MODE_A or NDIGO6G12_ADC_MODE_D.

Default value depends on [ndigo6g12_init_parameters::application_type](#).

- [NDIGO6G12_APP_TYPE_4CH](#): [NDIGO6G12_ADC_MODE_A](#)
- [NDIGO6G12_APP_TYPE_2CH](#): [NDIGO6G12_ADC_MODE_AD](#)
- [NDIGO6G12_APP_TYPE_1CH](#): [NDIGO6G12_ADC_MODE_ABCD](#)

For more information, see [Section 2.1](#).

Must be one of the following:

NDIGO6G12_ADC_MODE_ABCD

4-channel mode at 1600 Msps sample rate

NDIGO6G12_ADC_MODE_AADD

4-channel mode at 1600 Msps sample rate

NDIGO6G12_ADC_MODE_AAAA

4-channel mode at 1600 Msps sample rate

NDIGO6G12_ADC_MODE_DDDD

4-channel mode at 1600 Msps sample rate

NDIGO6G12_ADC_MODE_AD

2-channel mode at 3200 Msps sample rate

NDIGO6G12_ADC_MODE_AA

2-channel mode at 3200 Msps sample rate

NDIGO6G12_ADC_MODE_DD

2-channel mode at 3200 Msps sample rate

NDIGO6G12_ADC_MODE_A

1-channel mode at 6400 Msps sample rate

NDIGO6G12_ADC_MODE_D

1-channel mode at 6400 Msps sample rate

int adc_cal_set

Select ADC calibration set.

Default is 3. Do not change.

double analog_offsets[NDIGO6G12_ADC_CHANNEL_COUNT]

Set the offsets of the ADC inputs in V.

The indices 0 to 3 of the array correspond to ADC channels A to D.

Must be between ± 0.5 V.

Defaults are 0 V for each ADC channel.

double tdc_trigger_offsets[NDIGO6G12_TDC_CHANNEL_COUNT]

Set DAC for trigger threshold of the TDC inputs in V.

Channel assignment:

- 0 to 3: high-resolution TDC, inputs E to H
- 4 and 5: inputs TRG and GATE

Set to a value between -1.32 V and $+2.0$ V.

This should be close to 50% of the height of your pulses on the inputs. Examples for various signaling standards are defined below. The inputs are AC coupled. This means that for pulse

inputs the absolute voltage is not important. Only the relative pulse amplitude causes the input circuits to switch. `tdc_trigger_offset` for an input must be set to the relative switching voltage for the input standard in use. If the pulses are negative, a negative switching threshold must be set and vice versa.

Defaults are [*NDIG06G12_DC_OFFSET_N_NIM*](#) for each TDC channel.

Defines for various signal standards:

`NDIG06G12_DC_OFFSET_P_NIM`

`NDIG06G12_DC_OFFSET_P_CMOS`

`NDIG06G12_DC_OFFSET_P_LVCMOS_33`

`NDIG06G12_DC_OFFSET_P_LVCMOS_25`

`NDIG06G12_DC_OFFSET_P_LVCMOS_18`

`NDIG06G12_DC_OFFSET_P_TTL`

`NDIG06G12_DC_OFFSET_P_LVTTL_33`

`NDIG06G12_DC_OFFSET_P_LVTTL_25`

`NDIG06G12_DC_OFFSET_P_SSTL_3`

`NDIG06G12_DC_OFFSET_P_SSTL_2`

`NDIG06G12_DC_OFFSET_N_NIM`

`NDIG06G12_DC_OFFSET_N_CMOS`

`NDIG06G12_DC_OFFSET_N_LVCMOS_33`

`NDIG06G12_DC_OFFSET_N_LVCMOS_25`

`NDIG06G12_DC_OFFSET_N_LVCMOS_18`

`NDIG06G12_DC_OFFSET_N_TTL`

`NDIG06G12_DC_OFFSET_N_LVTTL_33`

`NDIG06G12_DC_OFFSET_N_LVTTL_25`

NDIG06G12_DC_OFFSET_N_SSTL_3

NDIG06G12_DC_OFFSET_N_SSTL_2

ndigo6g12_trigger trigger[NDIG06G12_TRIGGER_COUNT]

Configuration of the external trigger sources.

The entries in the array correspond to the following defines.

ndigo6g12_trigger::threshold is ignored for index *NDIG06G12_TRIGGER_TDC0* and above.

ndigo6g12_trigger::edge and *ndigo6g12_trigger::rising* are ignored for indices *NDIG06G12_TRIGGER_AUTO* and *NDIG06G12_TRIGGER_ONE*.

NDIG06G12_TRIGGER_A0

NDIG06G12_TRIGGER_A1

NDIG06G12_TRIGGER_B0

NDIG06G12_TRIGGER_B1

NDIG06G12_TRIGGER_C0

NDIG06G12_TRIGGER_C1

NDIG06G12_TRIGGER_D0

NDIG06G12_TRIGGER_D1

NDIG06G12_TRIGGER_TDC0

NDIG06G12_TRIGGER_TDC1

NDIG06G12_TRIGGER_TDC2

NDIG06G12_TRIGGER_TDC3

NDIG06G12_TRIGGER_TRG

NDIG06G12_TRIGGER_GATE

NDIG06G12_TRIGGER_AUTO

NDIGO6G12_TRIGGER_ONE

NDIGO6G12_TRIGGER_FPGA0

Deprecated. Alias for [NDIGO6G12_TRIGGER_TRG](#).

NDIGO6G12_TRIGGER_FPGA1

Deprecated. Alias for [NDIGO6G12_TRIGGER_GATE](#).

[ndigo6g12_trigger_block](#) **trigger_block**[NDIGO6G12_ADC_CHANNEL_COUNT]

Trigger settings of ADC inputs.

The number of input channels depends on ADC mode.

[ndigo6g12_gating_block](#) **gating_block**[NDIGO6G12_GATE_COUNT]

Configuration of gating blocks.

Gating blocks are used to filter trigger.

[ndigo6g12_tdc_configuration](#) **tdc_configuration**

Configuration of TDC channels.

[ndigo6g12_averager_configuration](#) **average_configuration**

Configuration of the Averager.

int auto_trigger_period

Component to create a trigger either periodically or randomly.

To be exact, there are two parameters $M = \text{auto_trigger_period}$ and $N = \text{auto_trigger_random_exponent}$ that result in a distance between triggers of $T = M + [1 \dots 2^N] - 1$ clock cycles, where $6 \leq M < 2^{32}$ and $0 \leq N < 32$.

There is no enable or reset as the usage of this trigger can be configured in the channels.
Each clock cycle is 5 ns.

Default is 200000, corresponding to a 1 kHz auto trigger.

int auto_trigger_random_exponent

Component to create a trigger either periodically or randomly.

See [auto_trigger_period](#).

Default is 0.

int output_mode

Output mode of the ADC data.

Default value depends on [ndigo6g12_init_parameters::application_type](#).

- [NDIGO6G12_APP_TYPE_AVRG](#): [NDIGO6G12_OUTPUT_MODE_SIGNED32](#)
- otherwise: [NDIGO6G12_OUTPUT_MODE_SIGNED16](#).

Must be one of the following:

NDIGO6G12_OUTPUT_MODE_RAW

Return the native range (0 to 4095) augmented by two ADC control bits per sample.

Not supported for user applications.

NDIGO6G12_OUTPUT_MODE_SIGNED16

Return a signed16 integer.

The range is -32768 to 32767.

NDIGO6G12_OUTPUT_MODE_SIGNED32

Output in signed32 integer format.

Must be used in (and only in) averaging mode. The range is -2^{31} to $2^{31} - 1$.

NDIGO6G12_OUTPUT_MODE_RAW_NO_CB

Return the native range (0 to 4095).

For more information, see [Section 4.3](#).

crono_bool_t extended_bandwidth

Extended bandwidth.

If true, the input bandwidth is 6.5 GHz instead of the default 4.5 GHz.

Since the extended input bandwidth of the ADC influences the total bandwidth of the Ndigo6G-12 board only in a minimal manner, we recommend using the non-extended input bandwidth of 4.5 GHz. This ensures the best signal-to-noise ratio.

Default is false.

crono_bool_t ramp_test_mode

Default is false. Do not change.

crono_bool_t sample_averaging

Calculate sample average for multi-sampling modes [AAAA](#), [DDDD](#), [AADD](#), [AA](#), and [DD](#).

Manipulate the output in multi-sampling modes.

- true: Average all samples and combine them to a single output.
- false: Output all samples in their own package.

For more information, see [Multiple Sampling Modes](#) in [Section 2.1](#).

struct ndigo6g12_trigger

Structure that contains trigger settings.

short **threshold**

Threshold controlling when the ADC channel is active.

Sets the threshold for the trigger block within the range of the ADC data. The range depends on [ndigo6g12_configuration::output_mode](#):

- [NDIGO6G12_OUTPUT_MODE_RAW](#) : 0 to 4095
- [NDIGO6G12_OUTPUT_MODE_SIGNED16](#) and [NDIGO6G12_OUTPUT_MODE_SIGNED32](#) : -32768 to 32767

For trigger indices [NDIGO6G12_TRIGGER_TDC](#) to [NDIGO6G12_TRIGGER_ONE](#) the threshold is ignored.

For the TDC channels, the trigger threshold is controlled by [ndigo6g12_configuration::tdc_trigger_offsets](#).

Note

[NDIGO6G12_OUTPUT_MODE_SIGNED32](#) is only used for [NDIGO6G12_APP_TYPE_AVRG](#).

crono_bool_t **edge**

Enables edge-trigger functionality.

For trigger indices [NDIGO6G12_TRIGGER_AUTO](#) and [NDIGO6G12_TRIGGER_ONE](#) this is ignored.

- `false`: Use a level trigger. The level trigger triggers as long as the signal is above or below (depending on `rising`) the set threshold. Followingly, the trigger gives the sign of the signal in reference to the threshold.
- `true`: Use an edge trigger. The edge trigger triggers as soon as its set threshold is crossed by the signal. Thus, the roots in reference to the threshold are recorded.

Default is `true`.

crono_bool_t **rising**

Sets rising-edge trigger functionality.

For trigger indices [NDIGO6G12_TRIGGER_AUTO](#) and [NDIGO6G12_TRIGGER_ONE](#), this is ignored.

- If `edge` is `true` (i.e., an edge trigger is used):
 - `false`: Trigger when the signal crosses from above to below the threshold.
 - `true`: Trigger when the signal crosses from below to above the threshold.
- If `edge` is `false` (i.e., a level trigger is used):
 - `false`: Triggers the part of the signal below the threshold.
 - `true`: Triggers the part of the signal above the threshold.

Default is `false`.

struct **ndigo6g12_trigger_block**

Configuration of the trigger block.

Public Members

crono_bool_t **enabled**

Activates triggers on this channel.

crono_bool_t **retrigger**

Enable retrigger functionality.

If a new trigger condition occurs while the postcursor is acquired (i.e., within the time frame controlled by *length*), the packet is extended by starting a new postcursor. Otherwise the new trigger is ignored and the packet ends after the postcursor of the first trigger.

int **multi_shot_count**

Number of packets created in single-shot mode (i.e., *ndigo6g12_single_shot()* was called) before packet generation stops.

This value is ignored if *enabled* is true.

Maximum is *NDIGO6G12_MAX_MULTISHOT*.

Note: Up to firmware revision 1.24120, this feature is bugged in 4-channel mode while *multi_shot_count* > 1.

int **precursor**

Precursor in multiples of 5 ns.

The amount of data preceding a trigger that is captured. The maximum is *NDIGO6G12_MAX_PRECURSOR*.

int **length**

Length of the postcursor in multiples of 5 ns.

The total amount of data that is recorded in addition to the trigger window is controlled by *length* and *precursor*. *precursor* determines the amount of data before the trigger window, *length* the amount of data after the trigger condition was false the first time.

In *edge-trigger mode*, the *trigger window* is always 1 (i.e., 5 ns long). Otherwise, (level-trigger mode) the trigger window is as long as the trigger condition was fulfilled.

The maximum value is *NDIGO6G12_FIFO_DEPTH* minus *ndigo6g12_trigger_block::precursor* minus *trigger window*.

int **sources**

A *bit mask* with a bit set for all trigger sources that can trigger this channel.

Default *NDIGO6G12_TRIGGER_SOURCE_0* (*NDIGO6G12_TRIGGER_SOURCE_A0* for ADC channel A, *NDIGO6G12_TRIGGER_SOURCE_B0* for ADC channel B, etc).

int **gates**

A bit mask with a bit set for all trigger gates.

Mask which selects the gates that have to be open for the trigger block to use.

Default [NDIGO6G12_TRIGGER_GATE_NONE](#).

The following defines can be used to create the bit mask:

NDIGO6G12_TRIGGER_GATE_NONE

NDIGO6G12_TRIGGER_GATE_0

NDIGO6G12_TRIGGER_GATE_1

NDIGO6G12_TRIGGER_GATE_2

NDIGO6G12_TRIGGER_GATE_3

double **minimum_free_packets**

Number of packets that fit into the FIFO.

This parameter sets how many packets are supposed to fit into the on-board FIFO before a new packet is recorded after the FIFO was full, i.e., a certain amount of free space in the FIFO is demanded before a new packet is written after the FIFO was full. As a measure for the packet length, the recording window as defined by [precursor](#) and [length](#) is used.

The on-board algorithm checks the free FIFO space only in case the FIFO is full. Therefore, if this number is 1.0 or more, at least every second packet in the host buffer is guaranteed to have the full length set by the [precursor](#) and [length](#). In many cases smaller values will also result in full length packets. But below a certain value multiple packets that are cut off at the end will show up.

Default is 0.

struct **ndigo6g12_gating_block**

Contains settings of the gating block.

After a signal at one of the sources is detected, a timer starts running. Once the timer reaches the value specified by `start`, a gate is opened (or closed, depending on `negate`) until the timer reaches the time specified by `stop`.

What happens in the event that another signal before `stop` is detected is controlled by `retrigger`. See also [Section 2.4](#).

Public Members

crono_bool_t **negate**

Invert output polarity.

If `false` (`true`) the gate is opened (closed) inbetween the times specified by `start` and `stop`.

Default is false.

crono_bool_t **retrigger**

Enable retriggering.

If enabled and a second trigger event is detected before the timer reaches stop, the timer is restarted. Otherwise signals at the input sources are ignored until stop is reached.

Default is false.

int **start**

The time from the first input signal seen in the idle state until the gating output is set.

In multiples of 5 ns. $0 \leq \text{start} < 2^{16}$, while $\text{start} \leq \text{stop}$.

Default is 0.

int **stop**

The number of samples from leaving the idle state until the gating output is reset.

In multiples of 5 ns. $0 \leq \text{stop} < 2^{16}$, while $\text{stop} \geq \text{start}$.

Default is 1000.

int **sources**

Bit mask with a bit set for all trigger sources that can trigger this channel.

Default *NDIGO6G12_TRIGGER_SOURCE_0* (*NDIGO6G12_TRIGGER_SOURCE_A0* for ADC channel A, *NDIGO6G12_TRIGGER_SOURCE_B0* for ADC channel B, etc).

struct **ndigo6g12_tdc_configuration**

Contains configuration information of the TDC channels.

Public Members

ndigo6g12_tdc_channel **channel**[NDIGO6G12_TDC_CHANNEL_COUNT]

Configure polarity, type and threshold for the TDC channels.

crono_bool_t **skip_alignment**

Configure THS788 calibration.

- true: Skip THS788 calibration.
- false: Do THS788 calibration (default).

Default is false.

crono_bool_t **alignment_mode**

Align TDC channels.

Default is false.

crono_bool_t **alignment_pin_high_z**

Default is false.

crono_bool_t **alignment_pin_invert**

Default is false.

int **alignment_phase_steps**

Default is 6.

crono_bool_t **send_empty_packets**

Default is false.

struct **ndigo6g12_averager_configuration**

Contains averaging settings.

Public Members

int **iterations**

Set the number of trigger events that are averaged.

Must be 0 if no averaging application is installed on the Ndigo6G-12 (see [ndigo6g12_init_parameters::application_type](#)).

Default is 0.

crono_bool_t **stop_on_overflow**

Stops averaging before an overflow can happen.

Stops the averaging once $averaging_value \geq max_averaging_value - max_ADC_value$ or $averaging_value \leq min_averaging_value - min_ADC_value$ to prevent overflow.

- $max(min)_averaging_value$ is 2097151 (-2097152)
- $max(min)_ADC_value$ is 32768 (-32767)

Default is false.

crono_bool_t **stop_manual**

Stops the averaging manually.

Software stop for averaging. If an averaging iteration has already started it is finished before the averaging will stop.

Default is false.

crono_bool_t **use_saturation**

Determines if saturation arithmetic is used by the averager.

- true: Instead of $averaging_value$ over(under)flowing once $max(min)_averaging_value$ is reached, the maximum (minimum) value is kept.

- `false`: Once *averaging_value* reaches *max(min)_averaging_value*, *averaging_value* will over(under)flow and wrap around.

See [stop_on_overflow](#) for the values of *averaging_value* and *max(min)_averaging_value*.

Default is `true`.

`crono_bool_t stop_on_timeout`

Determine if the averager stops on timeout.

The timeout time is configured by [timeout_threshold](#).

Default is `false`.

`int timeout_threshold`

Set the number of microseconds until timeout.

Must be 0 if no averaging application is installed on the Ndigo6G-12 board.

Default is 0.

`struct ndigo6g12_tdc_channel`

Contains TDC channel settings.

Public Members

`crono_bool_t enable`

Enable TDC channel.

Default is `false`.

`crono_bool_t reserved3`

Reserved for future extension.

`crono_bool_t reserved2`

Reserved for future extension.

`crono_bool_t reserved1`

Reserved for future extension.

[ndigo6g12_tdc_gating_block](#) `gating_block`

Configuration of the gating blocks.

[ndigo6g12_tdc_tiger_block](#) `tiger_block`

Configuration of the TiGer blocks.

`struct ndigo6g12_tdc_gating_block`

Contains settings of the gating blocks specifically for the TDCs.

The functionality is similar to [ndigo6g12_gating_block](#).

Public Members

crono_bool_t **enable**

Activates gating block.

crono_bool_t **negate**

Inverts output polarity.

Default is false.

crono_bool_t **retrigger**

Enable retriggering.

If enabled and a second trigger event is detected before the timer reaches stop, the timer is restarted. Otherwise signals at the input sources are ignored until stop is reached.

Defaults to false.

int **start**

The time from the first input signal seen in the idle state until the gating output is set.

In multiples of 5 ns. $0 \leq \text{start} < 2^{16}$, while $\text{start} \leq \text{stop}$.

Default is 0.

int **stop**

The number of samples from leaving the idle state until the gating output is reset.

In multiples of 5 ns. $0 \leq \text{stop} < 2^{16}$, while $\text{stop} \geq \text{start}$.

Default is 1000.

int **sources**

Bit mask with a bit set for all trigger sources that can trigger this channel.

Default *NDIGO6G12_TRIGGER_SOURCE_0* (*NDIGO6G12_TRIGGER_SOURCE_A0* for ADC channel A, *NDIGO6G12_TRIGGER_SOURCE_B0* for ADC channel B, etc).

struct **ndigo6g12_tdc_tiger_block**

Contains settings of TiGer block.

The configuration is similar to *ndigo6g12_gating_block*.

Public Members

int **mode**

Enables the desired mode of operation for the TiGer.

Default is *NDIGO6G12_TIGER_OFF*.

Must be one of the following:

NDIGO6G12_TIGER_OFF

TiGer deactivated.

NDIGO6G12_TIGER_OUTPUT

Pulse height is approximately 2 V.

Connected hardware must not drive any signals to the connectors used as outputs, as doing so could damage both the Ndigo6G-12 and the external hardware. We recommend to only use short pulses to avoid undesirable baseline shift due to the AC coupling, but the device does not pose any restrictions on the duty cycle. This mode can be used as a clock output with a frequency of $75/N$ MHz (for integer N).

NDIGO6G12_TIGER_BIDI

Pulse height is approximately 1 V.

The LEMO connector may be used as input with OR function. Use short pulses to keep the probability of collision and the effect on the baseline low.

NDIGO6G12_TIGER_BIPOLAR

TiGer pulses are bipolar.

Not supported for inputs TRG and GATE.

In this mode, the connector creates bipolar pulses with 1 V amplitude. The connector can still be used as an input. Pulses have no effect on the baseline offset.

The TiGer should be configured with `start = stop + 1` for minimum-width bipolar pulses. The maximum bipolar pulse width is `NDIGO6G12_TIGER_MAX_BIPOLAR_PULSE_LENGTH`.

crono_bool_t negate

Set pulse polarity.

The TiGer creates a high pulse from start to stop unless negated.

Default is true.

crono_bool_t retrigger

Enable retriggering.

If enabled and a second trigger event is detected before the timer reaches stop, the timer is restarted. Otherwise signals at the input sources are ignored until stop is reached.

Defaults to false.

int start

The time from the first input signal seen in the idle state until the TiGer outputs a signal.

In multiples of 5 ns. $0 \leq \text{start} < 2^{16}$, while $\text{start} \leq \text{stop}$.

Default is 0.

int stop

The number of samples from leaving the idle state until the TiGer output is reset.

In multiples of 5 ns. $0 \leq \text{stop} < 2^{16}$, while $\text{stop} \geq \text{start}$.

Note that the maximum length for bipolar pulses is given by `NDIGO6G12_TIGER_MAX_BIPOLAR_PULSE_LENGTH`.

Default is 1.

int **sources**

Bit mask with a bit set for all trigger sources that can trigger this channel.

Default `NDIGO6G12_TRIGGER_SOURCE_0` (`NDIGO6G12_TRIGGER_SOURCE_A0` for ADC channel A, `NDIGO6G12_TRIGGER_SOURCE_B0` for ADC channel B, etc).

3.5 Runtime control

int **ndigo6g12_start_capture**(*ndigo6g12_device* *device)

Start data acquisition.

Parameters

device – **[in]** Pointer to the device.

Returns

See *Function return values*.

int **ndigo6g12_stop_capture**(*ndigo6g12_device* *device)

Stop data acquisition.

Parameters

device – **[in]** Pointer to the device.

Returns

See *Function return values*.

int **ndigo6g12_manual_trigger**(*ndigo6g12_device* *device, int channel_mask)

Enables manual triggering of the ADC channels.

Parameters

- **device** – **[in]** Pointer to the device.
- **channel_mask** – **[in]** A bit mask that chooses which channels to trigger.

Returns

See *Function return values*.

int **ndigo6g12_single_shot**(*ndigo6g12_device* *device, int channel_mask)

Enables single-shot recording of the ADC channels.

Instead of continuously triggering on input signals, only trigger and record a *ndigo6g12_trigger_block::multi_shot_count* number of events.

Note: Up to firmware revision 1.24120, this feature is bugged in 4-channel mode while *ndigo6g12_trigger_block::multi_shot_count* > 1.

Requires that *ndigo6g12_trigger_block::enabled* is false.

Parameters

- **device** – **[in]** Pointer to the device.

- **channel_mask** – **[in]** A bit mask that chooses which channels to trigger.

Returns

See [Function return values](#).

int **ndigo6g12_clear_pcie_errors**([ndigo6g12_device](#) *device, int flags)

Clear PCIe errors.

Only useful for PCIe problem debugging flags.

Parameters

- **device** – **[in]** Pointer to the device.
- **flags** – **[in]** Specify which flags to clear.
 - [CRONO_PCIE_CORRECTABLE_FLAG](#): clear all correctable errors
 - [CRONO_PCIE_UNCORRECTABLE_FLAG](#): clear all uncorrectable errors

Returns

char array containing the plain text error message.

Relevant defines:

CRONO_PCIE_CORRECTABLE_FLAG

CRONO_PCIE_UNCORRECTABLE_FLAG

3.6 Readout

After an Ndigo6G-12 board is initialized and capturing, the captured events can be read from the board with [ndigo6g12_read\(\)](#). The read-out data is packaged in *packets* (see [Chapter 4](#)).

int **ndigo6g12_read**([ndigo6g12_device](#) *device, [ndigo6g12_read_in](#) *in, [ndigo6g12_read_out](#) *out)

Reads packets from the board.

If [ndigo6g12_read_in::acknowledge_last_read](#) is true, automatically acknowledges the last read packets.

Parameters

- **device** – **[in]** Pointer to the device that should be read.
- **in** – **[in]** Pointer to the structure that configures the read call.
- **out** – **[out]** Pointer to a structure in which the read-out should be stored.

Returns

See [Function return values](#).

const char ***ndigo6g12_get_last_error_message**([ndigo6g12_device](#) *device)

Gets latest error message of **device**.

Parameters

device – **[in]** Pointer to the device.

Returns

char array containing the plain text error message.

```
const char *ndigo6g12_device_state_to_str(int state)
```

Convert **state** to plain text.

Parameters

state – [in] The device state as stored in [ndigo6g12_fast_info::state](#).

Returns

char array containing the state as plain text.

```
struct ndigo6g12_read_in
```

The parameters of the read commands.

Public Members

```
crono_bool_t acknowledge_last_read
```

Automatically acknowledge packets from the previous call of [ndigo6g12_read](#).

Only acknowledged packets will release the memory of the DMA buffer.

```
struct ndigo6g12_read_out
```

Struct for the read-out of the Ndigo6G-12 packets.

Public Members

```
volatile crono_packet *first_packet
```

Pointer to the first packet.

That is, the pointer that was captured by the call of [ndigo6g12_read](#).

```
volatile crono_packet *last_packet
```

Pointer to the last packet.

```
int error_code
```

Error code.

Is one of the following:

CRONO_READ_OK

Reading packets from the device was successful.

CRONO_READ_NO_DATA

Trying to read packets does not yield data.

CRONO_READ_INTERNAL_ERROR

Some unhandled error occurred. A device reinit is required.

CRONO_READ_TIMEOUT

Trying to read packets does not yield data in the given amount of time.

`const char *error_message`
Plain text error message.

4 Packet Format

Packets are retrieved by `ndigo6g12_read()`. They are of type `crono_packet`.

- Each hit on an ADC channel is stored in one packet. The format of the payload data (see `crono_packet::data`) is explained in [Section 4.3](#).
- All TDC hits within the time given by `ndigo6g12_param_info::tdc_rollover_period` are stored in a single packet (stored in the payload data). The memory layout thereof is shown in [Section 4.4](#).

Note

The minimum packet length depends on the application type. See [Section 2.1](#) for details.

4.1 Output Structure `crono_packet`

struct `crono_packet`

uint8_t **channel**

Source channel of the data.

Values correspond to the following:

0x0 – 0x3: ADC A – D

≥ 0x4: TDC channels. Which specific TDC channel is encoded in `crono_packet::data`.

uint8_t **card**

ID of the card.

uint8_t **type**

Type of the packet.

Different packet types correspond to different encodings of `crono_packet::data`.

Is one of the following:

CRONO_PACKET_TYPE_16_BIT_SIGNED

Used for *ADC data*.

`crono_packet::data` must be cast to `int16_t` and `crono_packet::length` must be multiplied by 4.

CRONO_PACKET_TYPE_TDC_DATA

Used for *TDC data*.

`crono_packet::data` must be cast to `uint32_t` and `crono_packet::length` must be multiplied by 2.

CRONO_PACKET_TYPE_AVRG_DATA

Used for *averaged ADC data*.

crono_packet::data must be cast to `uint32_t` and *crono_packet::length* must be multiplied by 2.

`uint8_t flags`

Bit field of the following flags:

CRONO_PACKET_FLAG_SHORTENED

Packet was truncated because internal FIFO was full.

This means that less than the requested number of samples have been written.

CRONO_PACKET_FLAG_PACKETS_LOST

Lost triggers preceded this packet due to insufficient DMA buffers.

The DMA controller has discarded packets due to the full host buffer.

CRONO_PACKET_FLAG_OVERFLOW

The packet contains ADC sample overflows.

CRONO_PACKET_FLAG_TRIGGER_MISSED

Lost triggers preceded this packet due to insufficient buffers.

The trigger unit has discarded packets due to a full FIFO.

CRONO_PACKET_FLAG_DMA_FIFO_FULL

The internal DMA FIFO was full.

Triggers only got lost if a subsequent package has *crono_packet::flags* with a bit weight *CRONO_PACKET_FLAG_TRIGGER_MISSED* set.

CRONO_PACKET_FLAG_HOST_BUFFER_FULL

The host buffer was full.

Triggers only got lost if a subsequent package has *crono_packet::flags* with a bit weight *CRONO_PACKET_FLAG_TRIGGER_MISSED* set.

CRONO_PACKET_FLAG_TDC_NO_EDGE

The packet from a TDC does not contain valid data.

Hence, the timestamp is not corrected. No valid edge was found for the TDC.

For TDC data, can also be one of the following:

NDIG06G12_TDC_PACKET_FLAG_RESERVED

NDIG06G12_TDC_PACKET_FLAG_CONTAINS_DATA

Packet contains at least one TDC event.

NDIG06G12_TDC_PACKET_FLAG_LOST

At least one packet was lost due to full FIFO.

NDIGO6G12_TDC_PACKET_FLAG_SHORTENED

The trigger unit has shortened the current packet due to full FIFO.

NDIGO6G12_TDC_PACKET_FLAG_DMA_FIFO_FULL

The DMA FIFO was full.

Trigger only got lost if a subsequent package has `crono_packet::flags` with a bit weight [*NDIGO6G12_TDC_PACKET_FLAG_LOST*](#) set.

NDIGO6G12_TDC_PACKET_FLAG_HOST_BUFFER_FULL

The host buffer was full.

Trigger only got lost if a subsequent package has `crono_packet::flags` with a bit weight [*NDIGO6G12_TDC_PACKET_FLAG_LOST*](#) set.

uint32_t length

Length of [*crono_packet::data*](#) in multiples of 64 bits. The actual length of [*crono_packet::data*](#) depends on [*crono_packet::type*](#).

uint64_t timestamp

Timestamp of the packet.

For the Nديو6G-12, this corresponds to the beginning of the packet data.

uint64_t data[1]

Payload data of the packet.

The length of data corresponds to [*crono_packet::length*](#).

The data type must be cast according to [*crono_packet::type*](#), and the data encoding also depends on [*crono_packet::type*](#).

See [Section 4.3](#) for the data encoding of ADC data.

See [Section 4.4](#) for the data encoding of TDC data.

See [Section 4.5](#) for the data encoding of averaged ADC data.

4.2 Utility macros

The following macros can be used to navigate through the packets obtained by [*ndigo6g12_read\(\)*](#).

crono_packet_data_length(current)

Returns the length of `crono_packet::data` in multiples of 8 bytes.

crono_packet_bytes(current)

Returns the length of `crono_packet::data` including its header in bytes.

crono_next_packet(current)

Returns a `crono_packet` pointer pointing to the next packet in the host buffer.

Must be checked before use to not point beyond the last packet of the readout data, e.g.,
[*crono_next_packet\(current_packet\)*](#) <= `readout_data.last_packet`.

4.3 Data encoding for ADC hits

`data`, that is, the packet-data payload, depends on `ndigo6g12_configuration::output_mode`. The length of the `data` array is encoded in `length`. Be aware that `length` is in multiples of 64 bit, while the size of the fields of `data` depends on `type`.

Thus, reading packet data requires the following steps:

- Depending on `crono_packet::type`, multiply `length` appropriately. E.g., if `type` is `CRONO_PACKET_TYPE_16_BIT_SIGNED`, `length` has to be multiplied by 4 (since $4 \times 16 \text{ bit} = 64 \text{ bit}$).
- Cast `data` according to `type`. E.g., if `type` is `CRONO_PACKET_TYPE_16_BIT_SIGNED`, cast `data` to `int16_t`.

4.3.1 NDIGO6G12_OUTPUT_MODE_SIGNED16

Raw data of the ADC is mapped to the range of a signed16 integer (−32768 to 32767). Packet data must be cast to `int16_t`.

4.3.2 NDIGO6G12_OUTPUT_MODE_RAW

Packet data is returned in the native range of the ADC (0 to 4095). It must be cast to `int16_t`.

Data layout:

Bit	15	14	13	12	11	10	...	0
Data	0	0	control bits			sample data		

4.3.3 NDIGO6G12_OUTPUT_MODE_RAW_NO_CB

Packet data is returned in the native range of the ADC (0 to 4095). It must be cast to `int16_t`. Unlike `NDIGO6G12_OUTPUT_MODE_RAW`, it does not contain control bits.

Attention

`NDIGO6G12_OUTPUT_MODE_RAW` and `NDIGO6G12_OUTPUT_MODE_RAW_NO_CB` are useful for debugging purposes. They are not supported for user applications. Use `NDIGO6G12_OUTPUT_MODE_SIGNED16` instead.

4.3.4 NDIGO6G12_OUTPUT_MODE_SIGNED32

Only used if `ndigo6g12_init_parameters::application_type` is `NDIGO6G12_APP_TYPE_AVRG`. See Section 4.5 for more information.

4.4 Data encoding for TDC hits

The following bit table shows the encoding of the payload data (`crono_packet::data`) of all recorded TDC hits within the time-frame given by `ndigo6g12_param_info::tdc_rollover_period`.

Bit	31	30	...	9	8	7	6	5	4	3	2	1	0
Data	Timestamp					TDC hit flags					Channel number		

Details:

- The timestamp is relative to [crono_packet::timestamp](#) and is given in units of [ndigo6g12_param_info::tdc_period](#).
- The channel numbers are:
 - 0x0: TDC channel 1
 - 0x1: TDC channel 2
 - 0x2: TDC channel 3
 - 0x3: TDC channel 4
 - 0x4: TRG
 - 0x5: GATE
 - 0xD: Dummy data
 - 0xF: Rollover marker

The TDC hit flags are one of the following:

NDIGO6G12_TDC_HIT_FLAG_LOST

At least one preceding event was lost due to full FIFO.

NDIGO6G12_TDC_HIT_FLAG_ROLLOVER_LOST

Rollover has been lost due to full FIFO.

Results in a fatal error.

NDIGO6G12_TDC_HIT_FLAG_VALID

Timestamp is a valid TDC event.

NDIGO6G12_TDC_HIT_FLAG_GROUP_TIME_ROLLOVER

Timestamp is a rollover marker.

Add [ndigo6g12_param_info::tdc_rollover_period](#) to all subsequent timestamps in the packet.

NDIGO6G12_TDC_HIT_ERROR_MASK

TDC hit flag mask for error reporting.

NDIGO6G12_TDC_HIT_TYPE_MASK

TDC hit flags mask for timestamp type.

NDIGO6G12_TDC_PADDING_DATA_CHANNEL

TDC hit channel number for padding-data.

Padding-data can be ignored. Does not contain any usefull information. Padding-data has [NDIGO6G12_TDC_HIT_FLAG_GROUP_TIME_ROLLOVER](#) and [NDIGO6G12_TDC_HIT_FLAG_VALID](#) always cleared.

NDIGO6G12_TDC_ROLLOVER_CHANNEL

TDC hit channel number for rollover marker.

Rollover marker has [NDIGO6G12_TDC_HIT_FLAG_GROUP_TIME_ROLLOVER](#) always set.

4.5 Data encoding for averaged ADC hits

When using `NDIGO6G12_APP_TYPE_AVRG`, the first two 64-bit words of `crono_packet::data` are the extended header containing more information, as shown in the following bit table.

Bits	127 – 38	27 – 32	31 – 12	11 – 0
Data	reserved	flags	reserved	iterations performed

Flags:

- 0x01: stopped iterations prematurely
- 0x02: overflow detected
- 0x04: stopped by timeout
- 0x08: stopped by software
- 0x10: stopped by overflow

The following data words contain the raw ADC data mapped to the range of a signed32 integer (-2^{31} to $2^{31} - 1$). Thus, `crono_packet::data` must be cast to `int32_t` and `crono_packet::length` must be multiplied by 2 **taking into account the extended header**. That is,

```
uint32_t extended_header_length = 2;
uint32_t sample_count = ((pkt->length - extended_header_length) * 2);
int32_t* adc_data = (int32_t*)(pkt->data + extended_header_length);
for (uint32_t i = 0; i < sample_count; i++) {
    /* work with adc_data[i] */
}
```

5 C++-Example

The following source code is an example of an Ndigo6G-12 application written in C++. The source code is also available on our [GitHub](#).

Source file	Description
ndigo6g12_example.cpp	Main source-code file of the example application.
ndigo6g12_app.h	Header file for classes for different Ndigo6G-12 <i>application types</i> and TDC setup.
ndigo6g12_adc_single.cpp	Implementation of application type <code>NDIGO6G12_APP_TYPE_1CH</code> .
ndigo6g12_adc_dual.cpp	Implementation of application type <code>NDIGO6G12_APP_TYPE_2CH</code> .
ndigo6g12_adc_quad.cpp	Implementation of application type <code>NDIGO6G12_APP_TYPE_4CH</code> .
ndigo6g12_adc_averager.cpp	Implementation of application type <code>NDIGO6G12_APP_TYPE_AVRG</code> .
ndigo6g12_tdc.cpp	Implementation of the TDC-class.
delay.h	Implementation for measuring delays.

5.1 ndigo6g12_example.cpp

```
1 // Example application for the Ndigo6G-12
2 //
3 #include "ndigo6g12_app.h"
4 #include "ndigo6g12_interface.h"
5 #include <map>
6 #include <stdio.h>
7 #include <stdlib.h>
8
9 std::map<int, std::string> appTypeMap = {{1, "One ADC channels @6.4 Gsps"},
10                                         {2, "Two ADC channels @3.2 Gsps"},
11                                         {4, "Four ADC channels @1.6 Gsp"},
12                                         {5, "Averaging mode @6.4 Gsps"}};
13
14 std::map<int, std::string> requirementsMap = {
15     {0,
16      "Starts the test of the currently configured app type"},
17     {1,
18      "Measure time distance between passing of "
19      "threshold, calculates the frequency, requires NIM signal on channel A"},
20     {2, "Dual-channel application that measures delay between start "
21      "pulse on channel A and stop pulse on channel D (NIM)"},
22 }
```

(continues on next page)


```

22     {4, "Quad-channel application that measures delay between start "
23         "pulse on channel A and stop pulses on channels B-D (NIM)"},
24     {5, "Measure time distance between averaged start on TRG (NIM) and stop on "
25         "channel A (falling) by summing data of 16 runs "
26         "to increase precision of measurement for signal with low amplitude"}}};
27
28 Ndigo6GApp *adcApp;
29 ndigo6g12_param_info paramInfo;
30
31 // initialize Ndigo6G-12 device
32 ndigo6g12_device initialize_ndigo6g12(int bufferSize, int boardId,
33                                     int cardIndex, int appType, int_
34                                     tdcChannels) {
35     // prepare initialization
36     ndigo6g12_init_parameters params;
37     // fill initialization data structure with default values
38     // so that the data is valid and only parameters
39     // of interest have to be set explicitly
40     ndigo6g12_get_default_init_parameters(&params);
41     params.application_type = appType;
42
43     params.buffer_size[0] = bufferSize; // size of the packet buffer
44     params.board_id = boardId; // value copied to "card" field of every packet,
45                                 // allowed range 0..255
46     params.card_index = cardIndex; // which of the Ndigo6G-12 board found in
47                                     // the system to be used
48     // this specifies the directories or the specific .cronorom if dynamic
49     // switching of appType is required. If not specified, the example will
50     // return an error if the appType does not match the current appType in the
51     // firmware
52     params.firmware_locations = ".";
53
54     // initialize card
55     int errorCode;
56     const char *errorMessage;
57     ndigo6g12_device device;
58     errorCode = ndigo6g12_init(&device, &params, &errorMessage);
59
60     if (errorCode != CRONO_OK) {
61         printf("Could not init Ndigo6G-12: %s\n", errorMessage);
62         printf("Please change path to the .cronorom in ndigo6g12_example.cpp\n");
63         exit(1);
64     }
65
66     // check if firmware now supports the chosen application type
67     ndigo6g12_static_info si;
68     ndigo6g12_get_static_info(&device, &si);
69     if (si.application_type != appType) {
70         printf("The switch to appType did not work, please make sure that "
71             "the firmware file is provided");

```

(continues on next page)

```

71     ndigo6g12_close(&device);
72     exit(1);
73 }
74 if (appType == 0) {
75     appType = si.application_type;
76 }
77 switch (appType) {
78 case 1:
79     adcApp = new Ndigo6GAppSingle(tdcChannels);
80     break;
81 case 2:
82     adcApp = new Ndigo6GAppDual(tdcChannels);
83     break;
84 case 4:
85     adcApp = new Ndigo6GAppQuad(tdcChannels);
86     break;
87 case 5:
88     adcApp = new Ndigo6GAppAverager(tdcChannels);
89     break;
90 default:
91     printf("Not supported appType %d'\n", appType);
92     ndigo6g12_close(&device);
93     exit(1);
94 }
95 printf("Running in %s\n%s\n", appTypeMap[appType].c_str(),
96        requirementsMap[appType].c_str());
97 return device;
98 }
99
100 int configure_ndigo6g12(ndigo6g12_device *device, int adcThreshold) {
101     // prepare configuration
102     ndigo6g12_configuration config;
103
104     // fill configuration data structure with default values
105     // so that the configuration is valid and only parameters
106     // of interest have to be set explicitly
107     if (CRONO_OK != ndigo6g12_get_default_configuration(device, &config)) {
108         printf("Could not get default configuration: %s\n",
109                ndigo6g12_get_last_error_message(device));
110         ndigo6g12_close(device);
111         return 1;
112     }
113
114     //*****
115     // configuration for the TDC channels
116     adcApp->ConfigureTDC(&config);
117
118     //*****
119     // configuration for the ADC channels
120     adcApp->ConfigureADC(&config, adcThreshold);

```

(continues on next page)

```

121
122 // write configuration to board
123 int error_code = ndigo6g12_configure(device, &config);
124 if (error_code != CRONO_OK) {
125     printf("Could not configure Ndigo6G-12: %s\n",
126           ndigo6g12_get_last_error_message(device));
127     return 1;
128 }
129 ndigo6g12_get_param_info(device, &paramInfo);
130 adcApp->SetParamInfo(&paramInfo);
131 return 0;
132 }
133
134 // print some basic information about the Ndigo6G-12 device
135 void print_device_information(ndigo6g12_device *device) {
136     ndigo6g12_static_info si;
137     ndigo6g12_get_static_info(device, &si);
138     printf("Firmware revision %d.%d - Type %d\n", si.fw_revision,
139           si.svn_revision, si.application_type);
140     printf("Firmware Bitstream Timestamp : %s\n", si.bitstream_date);
141     printf("Calibration date           : %s\n", si.calibration_date);
142     printf("Board serial                : %d.%d\n", si.board_serial >> 24,
143           si.board_serial & 0xffffffff);
144     printf("Board revision                : %d\n", si.board_revision);
145     printf("Board configuration            : %d\n", si.board_configuration);
146     printf("Driver Revision                : %d.%d.%d\n",
147           ((si.driver_revision >> 16) & 255),
148           ((si.driver_revision >> 8) & 255), (si.driver_revision & 255));
149     printf("Driver Build Revision            : %d\n", si.driver_build_revision);
150
151     ndigo6g12_fast_info fi;
152     ndigo6g12_get_fast_info(device, &fi);
153     printf("TDC temperature                : %.2f C\n", fi.tdc1_temp);
154     printf("ADC temperature                 : %.2f C\n", fi.ev12_temp);
155     printf("FPGA temperature                : %.2f C\n", fi.fpga_temperature);
156     printf("PCIe link speed                 : Gen. %d\n", fi.pcie_link_speed);
157     printf("PCIe link width                 : %d lanes\n", fi.pcie_link_width);
158     printf("PCIe payload                    : %d bytes\n", fi.pcie_max_payload);
159
160     ndigo6g12_param_info pi;
161     ndigo6g12_get_param_info(device, &pi);
162     printf("Sample rate                    : %.0f Msps\n",
163           pi.sample_rate / 1000000.0);
164     printf("Resolution                     : %d Bit\n", pi.resolution);
165     printf("Sample period                   : %.2f ps\n", pi.sample_period);
166     printf("TDC bin size                    : %.2f ps\n", pi.tdc_period);
167     printf("Packet Timestamp period        : %.2f ps\n", pi.packet_ts_period);
168     printf("ADC Sample delay               : %.2f ps\n", pi.adc_sample_delay);
169 }
170

```

(continues on next page)

```

171 int main(int argc, char *argv[]) {
172     if (argc < 2) {
173         printf("Usage: ndigo6g12_example <appType> [<tdcMask>]\n");
174         for (auto atPair : appTypeMap) {
175             int at = atPair.first;
176             printf("AppType %d: %s\n %s\n", at, appTypeMap[at].c_str(),
177                 requirementsMap[at].c_str());
178         }
179         printf("tdcMask: Bit flag for TDC channels E-H\n");
180         exit(1);
181     }
182
183     int appType = atoi(argv[1]);
184     int tdcChannelMask = 0;
185     if (argc > 2) {
186         tdcChannelMask = atoi(argv[2]);
187     }
188     // use 128 MiByte to buffer incoming data
189     // largest ADC data packet has about 500 KiByte
190     const int64_t BUFFER_SIZE = 128 * 1024 * 1024;
191
192     // use the first Ndigo6G-12 device found in the system
193     const int CARD_INDEX = 0;
194
195     // set board ID in all packets to 0
196     // can be used to distinguish packets of multiple devices
197     const int BOARD_ID = 0;
198
199     printf("cronologic ndigo6g12_example using driver: %s\n",
200         ndigo6g12_get_driver_revision_str());
201
202     // create and initialize the device
203     // may fail if the device is already in use by another process
204     // or the device driver is not installed
205     ndigo6g12_device device =
206         initialize_ndigo6g12(BUFFER_SIZE, BOARD_ID, CARD_INDEX, appType,
207             tdcChannelMask);
208
209     print_device_information(&device);
210
211     // set the configuration required for capturing data
212     // the base line is shifted by +350mV, as the target is to trigger at the
213     // middle of the NIM pulse edge
214     int adcThreshold = 0;
215     int status = configure_ndigo6g12(&device, adcThreshold);
216     if (status != 0) {
217         exit(1);
218     }
219
220     // configure readout behaviour

```

(continues on next page)

```

221 // automatically acknowledge all data as processed
222 // on the next call to ndigo6g12_read()
223 // old packet pointers are invalid after calling ndigo6g12_read()
224 ndigo6g12_read_in readConfig;
225 readConfig.acknowledge_last_read = 1;
226
227 // structure with packet pointers for read data
228 ndigo6g12_read_out readData;
229
230 // start data capture
231 status = ndigo6g12_start_capture(&device);
232 if (status != CRONO_OK) {
233     printf("Could not start capturing: %s",
234           ndigo6g12_get_last_error_message(&device));
235     ndigo6g12_close(&device);
236     exit(1);
237 }
238
239 // get current sample rate to calculate event timestamps
240 ndigo6g12_param_info paramInfo;
241 ndigo6g12_get_param_info(&device, &paramInfo);
242
243 // ADC data is provided in packets, one packet per ADC channel and trigger
244 // TDC data is provided in a single packet for all TDC inputs in a certain
245 // timespan
246 printf("\nReading packets:\n");
247
248 const int MAX_PACKET_COUNT = 70;
249 int packetCount = 0;
250 bool noDataLastTime = false;
251 while ((packetCount < MAX_PACKET_COUNT)) {
252     // get pointers to acquired packets
253     status = ndigo6g12_read(&device, &readConfig, &readData);
254     if (status != CRONO_OK) {
255         if (!noDataLastTime) {
256             printf(" - No data! -\n");
257         }
258         noDataLastTime = true;
259     } else {
260         noDataLastTime = false;
261         // iterate over all packets received by the last read
262         volatile crono_packet *p = readData.first_packet;
263         while (p <= readData.last_packet) {
264
265             if (p->channel < 4) {
266                 // packets with channel number < 4 are ADC data
267                 double packet_ts =
268                     adcApp->ProcessADCPacket(const_cast<crono_packet *>(p));
269             } else {
270

```

(continues on next page)

```

271         // packets with channel number >= 4 are TDC data
272         adcApp->ProcessTDCPacket(const_cast<crono_packet *>(p));
273     }
274
275     // go to next packet
276     p = crono_next_packet(p);
277
278     packetCount++;
279 } // end: iterate over received packets
280 } // end: Got any packets?
281 } // end: while
282
283 // shut down packet generation and DMA transfers
284 ndigo6g12_stop_capture(&device);
285
286 // deactivate Ndigo6G-12
287 ndigo6g12_close(&device);
288
289 return 0;
290 }

```

5.2 ndigo6g12_app.h

```

1  #pragma once
2  #include "delay.h"
3  #include "ndigo6g12_interface.h"
4  #include <map>
5  #include <string>
6  #include <vector>
7
8  // Base class for Ndigo6G applications
9  // contains common code for packet processing
10 class Ndigo6GApp {
11     protected:
12         const int PRECURSOR = 1;
13         // contains the timing parameters of the current mode like sample period
14         ndigo6g12_param_info *pi;
15         int adcThreshold;
16         int tdcChannelMask;
17         // convenience method for adding the TDC channels to the channel map
18         void AddTDCChannels(std::map<int, std::string> &channelMap) {
19             for (int i = 0; i < 4; i++) {
20                 if (tdcChannelMask & (1 << i)) {
21                     channelMap[4 + i] = (char)'E' + (char)i;
22                 }
23             }
24         }
25     public:
26

```

(continues on next page)

```

27 Ndigo6GApp(int tdcChannelMask) { this->tdcChannelMask = tdcChannelMask; }
28
29 // configure the Ndigo6G with the appropriate mode and triggers
30 virtual void ConfigureADC(ndigo6g12_configuration *config,
31                           int adcThreshold) = 0;
32
33 virtual void ConfigureTDC(ndigo6g12_configuration *config);
34
35 // react to an ADC incoming packet
36 virtual double ProcessADCPacket(crono_packet *pkt) = 0;
37
38 // set the parameters after configuration was successful
39 virtual void SetParamInfo(ndigo6g12_param_info *pi) { this->pi = pi; }
40
41 // called by the main loop on a TDC packet arrival
42 virtual void ProcessTDCPacket(crono_packet *pkt);
43
44 // react to an incoming TDC packet, called by default implementation of
45 // ProcessTDCPacket
46 virtual void ProcessTDCTimestamp(int tdcChannel, double timestamp) {
47     printf("TDC event on channel %d timestamp: %.3f ns\n", tdcChannel,
48           timestamp / 1000.0);
49 };
50
51 // helper method to find the timestamp of the current packet
52 double ComputePacketTimestamp(volatile crono_packet *pkt) {
53     // calculate packet timestamp in picoseconds
54     // the precursor time is constant in the modes, but the amount of
55     // samples is different (32/16/8 for 1/2/4)
56     double packet_ts =
57         pkt->timestamp * pi->packet_ts_period - PRECURSOR * 5e3 ;
58     return packet_ts;
59 }
60
61 // Computes the falling edge in the given data, returns the absolute ps
62 // value, and -1 if threshold was not passed in the packet.
63 double ComputeFallingEdge(crono_packet *pkt) {
64     // packet length is number of 64-bit words of data
65     double packetTs = ComputePacketTimestamp(pkt);
66     // 4 ADC samples are stored in each 64-bit chunk of packet data
67     uint32_t sampleCount = (pkt->length * 4);
68
69     // ADC data is a signed 16-bit integer
70     int16_t *adc_data = (int16_t *) (pkt->data);
71
72     // find first falling edge in ADC data
73     for (uint32_t i = 0; i < (sampleCount - 1); i++) {
74         if (adc_data[i] >= adcThreshold && adc_data[i + 1] < adcThreshold) {
75             // calculate threshold crossing relative to start of packet
76             double feOffset = i;

```

(continues on next page)

```

77         // linear interpolation of trigger threshold crossing
78         feOffset += (double)(adc_data[i] - adcThreshold) /
79                     (adc_data[i] - adc_data[i + 1]);
80         // convert to picoseconds
81         feOffset *= pi->sample_period;
82
83         // calculate timestamp of threshold crossing in picoseconds
84         double fallingEdgeTs = packetTs + feOffset;
85         // adjust for ADC pipeline delay
86         fallingEdgeTs -= pi->adc_sample_delay;
87
88         return fallingEdgeTs;
89     }
90 }
91 return -1;
92 }
93
94 };
95
96 // maximum distance of two pulses, so that they are considered to be a cable
97 // delay
98 static const double MAX_DELAY_PS = 500000.;
99
100 class Ndigo6GAppSingle : public Ndigo6GApp {
101 private:
102     // last falling edge to compute the difference to
103     double lastFallingEdgeTs = 0;
104
105 public:
106     Ndigo6GAppSingle(int tdcChannelMask) : Ndigo6GApp(tdcChannelMask) {
107     }
108     virtual void ConfigureADC(ndigo6g12_configuration *config,
109                             int adc_threshold);
110     virtual double ProcessADCPacket(crono_packet *pkt);
111     virtual void ProcessTDCTimestamp(int tdcChannel, double timestamp) {}
112 };
113
114
115 // Implementation of the different sample applications
116 class Ndigo6GAppDual : public Ndigo6GApp {
117 private:
118     DelayMeasurement delayMeasure;
119
120 public:
121     Ndigo6GAppDual(int tdcChannelMask) : Ndigo6GApp(tdcChannelMask) {
122         std::map<int, std::string> channelMap = {{0, "A"}, {3, "D"}};
123         AddTDCCchannels(channelMap);
124         delayMeasure.Init(0, MAX_DELAY_PS, channelMap);
125     }

```

(continues on next page)


```

126     virtual void ConfigureADC(ndigo6g12_configuration *config,
127                               int adc_threshold);
128
129     virtual double ProcessADCPacket(crono_packet *pkt);
130
131     virtual void ProcessTDCTimestamp(int tdcChannel, double timestamp);
132     virtual void SetParamInfo(ndigo6g12_param_info *pi) {
133         Ndigo6GApp::SetParamInfo(pi);
134         // we have to wait for 3 TDC periods to make sure that the TDC data has
135         // arrived
136         delayMeasure.SetMaxWaitTime(pi->tdc_rollover_period * 3.5 *
137                                     pi->tdc_period);
138     }
139 };
140
141 class Ndigo6GAppQuad : public Ndigo6GApp {
142 private:
143     DelayMeasurement delayMeasure;
144
145 public:
146     Ndigo6GAppQuad(int tdcChannelMask) : Ndigo6GApp(tdcChannelMask) {
147
148         std::map<int, std::string> channelMap = {
149             {0, "A"}, {1, "B"}, {2, "C"}, {3, "D"}};
150         AddTDCChannels(channelMap);
151         delayMeasure.Init(0, MAX_DELAY_PS, channelMap);
152     }
153
154     virtual void ConfigureADC(ndigo6g12_configuration *config,
155                               int adc_threshold);
156
157     virtual void SetParamInfo(ndigo6g12_param_info *pi) {
158         Ndigo6GApp::SetParamInfo(pi);
159         // we have to wait for 3 TDC periods to make sure that the TDC data has
160         // arrived
161         delayMeasure.SetMaxWaitTime(pi->tdc_rollover_period * 3.5 *
162                                     pi->packet_ts_period);
163     }
164
165     virtual double ProcessADCPacket(crono_packet *pkt);
166
167     virtual void ProcessTDCTimestamp(int tdcChannel, double timestamp);
168 };
169
170 class Ndigo6GAppAverager : public Ndigo6GApp {
171 private:
172     // last falling edge to compute the difference to
173     double lastFallingEdgeTs = 0;
174
175 public:

```

(continues on next page)

```

176 Ndigo6GAppAverager(int tdcChannelMask) : Ndigo6GApp(tdcChannelMask) {}
177 virtual void ConfigureADC(ndigo6g12_configuration *config,
178                           int adc_threshold);
179 virtual double ProcessADCPacket(crono_packet *pkt);
180 };

```

5.3 ndigo6g12_adc_single.cpp

```

1  #include "ndigo6g12_app.h"
2  #include <stdio.h>
3
4  // a simple application that measures the distance of two packets and computes
5  // the frequency of the signal
6  double Ndigo6GAppSingle::ProcessADCPacket(crono_packet *pkt) {
7
8      double fallingEdgeTs = ComputeFallingEdge(pkt);
9
10     if (fallingEdgeTs > 0) {
11         if (lastFallingEdgeTs > 0) {
12             double packetRate = (1.0 / (fallingEdgeTs - lastFallingEdgeTs));
13             double packetRateKHz = packetRate * 1e9;
14             printf("ADC packet rate: %.3f kHz\n", packetRateKHz);
15         }
16         lastFallingEdgeTs = fallingEdgeTs;
17     }
18     return fallingEdgeTs;
19 }
20
21 void Ndigo6GAppSingle::ConfigureADC(ndigo6g12_configuration *config,
22                                     int adcThreshold) {
23     this->adcThreshold = adcThreshold;
24     // single channel mode with 6.4 Gsps
25     config->adc_mode = NDIGO6G12_ADC_MODE_A;
26
27     // ADC sample value range -32768 .. 32767
28     config->output_mode = NDIGO6G12_OUTPUT_MODE_SIGNED16;
29
30     // enable ADC channel A and trigger on the falling edge of ADC data
31     // shift baseline of analog inputs to +350 mV
32     config->analog_offsets[0] = NDIGO6G12_DC_OFFSET_N_NIM * -1;
33
34     // trigger on falling edge of ADC data
35     config->trigger[NDIGO6G12_TRIGGER_A0].edge = true;
36     config->trigger[NDIGO6G12_TRIGGER_A0].rising = false;
37     config->trigger[NDIGO6G12_TRIGGER_A0].threshold = adcThreshold;
38
39     // enable channel A
40     config->trigger_block[0].enabled = true;
41     // multiples of 32 ADC samples (5 ns recording time)

```

(continues on next page)

```

42 config->trigger_block[0].length = 1;
43 // multiples of 32 ADC samples, gets added to packet length
44
45 config->trigger_block[0].precursor = PRECURSOR;
46
47 // select ADC data as trigger source of the channel
48 config->trigger_block[0].sources = NDIGO6G12_TRIGGER_SOURCE_A0;
49
50 }

```

5.4 ndigo6g12_adc_dual.cpp

```

1  #include "ndigo6g12_app.h"
2  #include <stdio.h>
3  #include <cmath>
4
5
6  // an application that measures the delay between a start signal (A) and a
7  // stop signal (D)
8  double Ndigo6GAppDual::ProcessADCPacket(crono_packet *pkt) {
9
10     double falling_edge_ts = ComputeFallingEdge(pkt);
11
12     // gather data
13     if (falling_edge_ts > 0) {
14         delayMeasure.InsertTimestamp(pkt->channel, falling_edge_ts);
15     }
16     Delays *delays = delayMeasure.MeasureDelays();
17
18     delayMeasure.PrintDelays(delays);
19
20     return falling_edge_ts;
21 }
22 void Ndigo6GAppDual::ProcessTDCTimestamp(int tdcChannel, double timestamp) {
23     //TDC channels are mapped as 4-7
24     delayMeasure.InsertTimestamp(4 + tdcChannel, timestamp);
25
26     Delays *delays = delayMeasure.MeasureDelays();
27
28     delayMeasure.PrintDelays(delays);
29 }
30
31
32 void Ndigo6GAppDual::ConfigureADC(ndigo6g12_configuration *config,
33                                     int adcThreshold) {
34     this->adcThreshold = adcThreshold;
35     // dual channel mode with 3.2 Gsps
36     config->adc_mode = NDIGO6G12_ADC_MODE_AD;
37

```

(continues on next page)

```

38 // ADC sample value range -32768 .. 32767
39 config->output_mode = NDIGO6G12_OUTPUT_MODE_SIGNED16;
40
41 // enable ADC channel A and trigger on the falling edge of ADC data
42 // shift baseline of analog inputs to +350 mV
43 // do the same for channel D
44 config->analog_offsets[0] = NDIGO6G12_DC_OFFSET_N_NIM * -1;
45 config->analog_offsets[3] = NDIGO6G12_DC_OFFSET_N_NIM * -1;
46
47 // trigger on falling edge of ADC data
48 config->trigger[NDIGO6G12_TRIGGER_A0].edge = true;
49 config->trigger[NDIGO6G12_TRIGGER_A0].rising = false;
50 config->trigger[NDIGO6G12_TRIGGER_A0].threshold = adcThreshold;
51 config->trigger[NDIGO6G12_TRIGGER_D0].edge = true;
52 config->trigger[NDIGO6G12_TRIGGER_D0].rising = false;
53 config->trigger[NDIGO6G12_TRIGGER_D0].threshold = adcThreshold;
54
55 // enable channel A
56 config->trigger_block[0].enabled = true;
57
58 // in multiples of 16 ADC samples (5 ns recording time)
59 config->trigger_block[0].length = 1;
60
61 // in multiples of 16 ADC samples, gets added to packet length
62 config->trigger_block[0].precursor = PRECURSOR;
63
64 // select ADC data as trigger source of the channel
65 config->trigger_block[0].sources = NDIGO6G12_TRIGGER_SOURCE_A0;
66
67 // enable channel D
68 config->trigger_block[3].enabled = true;
69
70 // in multiples of 16 ADC samples (5 ns recording time)
71 config->trigger_block[3].length = 1;
72
73 // in multiples of 16 ADC samples, gets added to packet length
74 config->trigger_block[3].precursor = PRECURSOR;
75
76 // select ADC data as trigger source of the channel
77 config->trigger_block[3].sources = NDIGO6G12_TRIGGER_SOURCE_D0;
78 }

```

5.5 ndigo6g12_adc_quad.cpp

```

1 #include "ndigo6g12_app.h"
2 #include <stdio.h>
3 #include <cmath>
4 #include <array>
5

```

(continues on next page)

```

6
7 // an application that measures the delay between a start signal (A)
8 // stop signals on channels B-D
9 double Ndigo6GAppQuad::ProcessADCPacket(crono_packet *pkt) {
10
11     double falling_edge_ts = ComputeFallingEdge(pkt);
12
13     // gather data
14     if (falling_edge_ts > 0) {
15         delayMeasure.InsertTimestamp(pkt->channel, falling_edge_ts);
16     }
17
18     Delays *delays = delayMeasure.MeasureDelays();
19
20     delayMeasure.PrintDelays(delays);
21
22     return falling_edge_ts;
23 }
24
25 void Ndigo6GAppQuad::ProcessTDCTimestamp(int tdcChannel, double timestamp) {
26     // insert TDC as channel 4-7
27     delayMeasure.InsertTimestamp(4 + tdcChannel, timestamp);
28
29     Delays *delays = delayMeasure.MeasureDelays();
30
31     delayMeasure.PrintDelays(delays);
32 }
33
34 void Ndigo6GAppQuad::ConfigureADC(ndigo6g12_configuration *config,
35                                   int adcThreshold) {
36     this->adcThreshold = adcThreshold;
37     // quad channel mode with 1.6 Gsps
38     config->adc_mode = NDIGO6G12_ADC_MODE_ABCD;
39
40     // ADC sample value range -32768 .. 32767
41     config->output_mode = NDIGO6G12_OUTPUT_MODE_SIGNED16;
42     // trigger on falling edge of ADC data
43     for (int index : {NDIGO6G12_TRIGGER_A0, NDIGO6G12_TRIGGER_B0,
44                      NDIGO6G12_TRIGGER_C0, NDIGO6G12_TRIGGER_D0}) {
45         config->trigger[index].edge = true;
46         config->trigger[index].rising = false;
47         config->trigger[index].threshold = adcThreshold;
48     }
49
50     // the sources of each channel (they should trigger on the input data
51     // of the channel)
52     std::array<int, 4> sources = {
53         NDIGO6G12_TRIGGER_SOURCE_A0, NDIGO6G12_TRIGGER_SOURCE_B0,
54         NDIGO6G12_TRIGGER_SOURCE_C0, NDIGO6G12_TRIGGER_SOURCE_D0};
55

```

(continues on next page)

```

56 // enable ADC channels A-D and trigger on the falling edge of ADC data
57 // shift baseline of analog inputs to +350 mV
58 for (int c = 0; c < 4; c++) {
59     config->analog_offsets[c] = NDIG06G12_DC_OFFSET_N_NIM * -1;
60
61     // enable channel
62     config->trigger_block[c].enabled = true;
63
64     // in multiples of 8 ADC samples (5 ns recording time) after trigger
65     config->trigger_block[c].length = 1;
66
67     // in multiples of 8 ADC samples, gets added to packet length
68     config->trigger_block[c].precursor = PRECURSOR;
69
70     // select ADC data as trigger source of the channel
71     config->trigger_block[c].sources = sources[c];
72 }
73 }

```

5.6 ndigo6g12_adc_averager.cpp

```

1  #include <stdio.h>
2  #include "ndigo6g12_app.h"
3
4  const int AVERAGING_COUNT = 16;
5
6  double Ndigo6GAppAverager::ProcessADCPacket(crono_packet* pkt) {
7
8      // calculate packet timestamp in picoseconds
9      // not adjusted for ADC-data precursor
10     double packet_ts = pkt->timestamp * pi->packet_ts_period;
11
12     printf("\nPacket timestamp: %.3f ns\n", (packet_ts / 1000.0));
13
14     // packet length is number of 64-bit words of data
15     // the first two 64-bit packet data words are additional header
16     // information
17     uint32_t data_offset = 2;
18     // only the first currently carries valid information
19     uint64_t averaging_header0 = *(pkt->data);
20
21     // if bit is set, less than the requested number of iterations have been
22     // performed before writing the packet due to possible data overflow on
23     // the next iteration
24     bool stopped_due_to_overflow = (averaging_header0 >> 32) & 0x1;
25
26     // if bit is set, the averaged data contains saturated or overflowed
27     // samples does NOT indicate that the input signal has not exceeded the
28     // ADC range

```

(continues on next page)

```

29     bool averaging_overflow = (averaging_header0 >> 32) & 0x2;
30
31     // number of iterations; may be less than requested
32     int iterations_performed = (averaging_header0 & 0xffffffff);
33
34     // 2 averaged ADC samples are stored in each 64-bit chunk of packet data
35     uint32_t sample_count = ((pkt->length - data_offset) * 2);
36
37     // ADC data is a signed 32-bit integer
38     int32_t* adc_data = (int32_t*)(pkt->data + data_offset);
39
40     // find first falling edge in averaging data
41     for (uint32_t i = 0; i < sample_count - 1; i++) {
42         if (adc_data[i] >= 0 && adc_data[i + 1] < 0) {
43             // calculate threshold crossing relative to start of
44             double fe_offset = i;
45             // linear interpolation of trigger threshold crossing
46             fe_offset +=
47                 (double)(adc_data[i] - 0) / (adc_data[i] - adc_
48 data[i + 1]);
49             // calculate timestamp of threshold crossing in
50             double fe_offset *= pi->sample_period;
51             printf("Falling edge event - offset to packet start: %.
52 3f ns\n",
53                 (fe_offset / 1000.0));
54             break;
55         }
56     }
57     return packet_ts;
58 }
59
60 void Ndigo6GAverager::ConfigureADC(ndigo6g12_configuration* config,
61                                     int
62 adcThreshold) {
63     // adcThreshold not used here, 0 is used as threshold for the data
64     config->adc_mode = NDIGO6G12_ADC_MODE_A;
65
66     // ADC sample value range -32768 .. 32767
67     // averaging data saturates at +/- 2^21 - 1
68     config->output_mode = NDIGO6G12_OUTPUT_MODE_SIGNED32;
69
70     // enable ADC channel A and trigger on the falling edge of TRG input
71     // shift baseline of analog inputs to +350 mV
72     config->analog_offsets[0] = NDIGO6G12_DC_OFFSET_N_NIM * -1;
73
74     // trigger on falling edge of TRG input
75     config->trigger[NDIGO6G12_TRIGGER_TRG].edge = true;

```

(continues on next page)

```

74     config->trigger[NDIGO6G12_TRIGGER_TRG].rising = false;
75
76     // set trigger level on TRG input to -350 mV
77     config->tdc_trigger_offsets[4] = NDIGO6G12_DC_OFFSET_N_NIM;
78
79     // enable channel
80     config->trigger_block[0].enabled = true;
81     // multiples of 32 ADC samples (5 ns recording time)
82     config->trigger_block[0].length = 32764;
83
84     // select TRG as trigger source of the channel
85     config->trigger_block[0].sources = NDIGO6G12_TRIGGER_SOURCE_TRG;
86
87     // configuration of the Averaging features
88     // number of events that are averaged/summed
89     config->average_configuration.iterations = AVERAGING_COUNT;
90
91     // saturate averaging data instead of overflow
92     config->average_configuration.use_saturation = true;
93
94     // don't stop averaging if next iteration could lead to sample data
95     // overflow
96     config->average_configuration.stop_on_overflow = false;
97 }

```

5.7 ndigo6g12_tdc.cpp

```

1  #include <stdio.h>
2  #include "ndigo6g12_app.h"
3
4  void Ndigo6GApp::ProcessTDCPacket(crono_packet* pkt) {
5      // TDC packet timestamp relates to end of packet
6      // adjust for timespan covered
7      double packetTs =
8          (double)(pkt->timestamp - pi->tdc_packet_timestamp_offset);
9
10     // calculate packet timestamp in picoseconds
11     packetTs *= pi->packet_ts_period;
12
13     // packet length is number of 64-bit words of data
14     // 2 TDC events are stored in each 64-bit chunk of packet data
15     uint32_t tdcEventCount = pkt->length * 2;
16
17
18     // event encoding:
19     // Bits 31 downto 8: event timestamp in TDC bins relative to packet
20     //                      timestamp
21     // Bits 7 downto 4: event flags
22     // Bits 3 downto 0: channel number

```

(continues on next page)


```

23     uint32_t* tdcEventData = (uint32_t*)(pkt->data);
24
25     // each TDC packet covers up to 3 coarse TDC periods
26     // the end of one period is marked by an event on channel 15
27     uint32_t rolloverEra = 0;
28     // print all TDC timestamps of the packet
29     for (uint32_t i = 0; i < tdcEventCount; i++) {
30         // TDC channel number
31         // 0 - 3: LEMO inputs
32         // 15: internal marker: end of current TDC time frame
33         uint32_t tdcChannel = tdcEventData[i] & 0xf;
34         // event flags
35         uint32_t flags = (tdcEventData[i] >> 4) & 0xf;
36         // 24-bit timestamp
37         uint32_t event_ts = tdcEventData[i] >> 8;
38
39         // valid input channel?
40         if (tdcChannel < 4) {
41             // add accumulated rollovers since start of packet
42             event_ts += rolloverEra;
43             // calculate timestamp of TDC event in picoseconds
44             double edgeTsPs = event_ts * pi->tdc_period;
45             edgeTsPs += packetTs;
46             ProcessTDCTimestamp(tdcChannel, edgeTsPs);
47             printf("TDC event on channel %d timestamp: packet_
48
49                 "shift %.3f ns, "
50                 "with shift %.3f ns, edge %.3f ns  \n",
51                 tdcChannel, (double)(pkt->timestamp * pi->packet_
52                 ts_period) / 1000.0,
53                 packetTs / 1000., edgeTsPs / 1000.);
54
55         }
56
57         if (tdcChannel == 14) {
58             // dummy data, can be ignored
59         }
60
61         // rollover marker
62         if (tdcChannel == 15) {
63             rolloverEra += pi->tdc_rollover_period;
64         }
65     }
66 }
67
68 void Ndigo6GApp::ConfigureTDC(ndigo6g12_configuration* config) {
69     // enable TDC channels
70     for (int i = 0; i < NDIGO6G12_TDC_CHANNEL_COUNT; i++) {
71         // for NIM pulses: trigger at -350 mV
72         config->tdc_trigger_offsets[i] = NDIGO6G12_DC_OFFSET_N_NIM;

```

(continues on next page)

```

71         // enable TDC channel
72         config->tdc_configuration.channel[i].enable = (tdcChannelMask &
73         (1 << i)) != 0;
74
75         // enable falling edge trigger as input to trigger matrix for
76         selected
77         // TDC channel
78         // only required if used as trigger source for Gating, TiGer
79         // or ADC trigger blocks
80         config->trigger[NDIGO6G12_TRIGGER_TDC0 + i].edge = true;
81         config->trigger[NDIGO6G12_TRIGGER_TDC0 + i].rising = false;
82         // threshold not applicable for TDC inputs
83         // trigger threshold is set via tdc_trigger_offsets[i]
84         config->trigger[NDIGO6G12_TRIGGER_TDC0 + i].threshold = 0;
85     }
86 }

```

5.8 delay.h

```

1  #include <deque>
2  #include <map>
3  #include <string>
4  #include <vector>
5  #include <float.h>
6
7  // this utility class manages the arrival of timestamps for
8  // a number of channels and tries to group them to a start
9  // signal on one channel and stop signals on the other channels
10
11 // delay status
12 enum DelayStatus {
13     NotEnoughData, // we do not know, if the following signal has already arrived
14     StopsMissing,  // some of the stops have arrived after a maximum wait time
15     Complete,      // start and all expected stops were processed correctly
16     StartMissing
17 };
18
19 class ChannelInfo {
20 public:
21     size_t index;
22     int channel;
23     std::string name;
24     // contains the timestamps of pulses
25     std::deque<double> timestamps;
26     bool early;
27     bool ok;
28     bool HasData() const { return timestamps.size() > 0; }
29 };

```

(continues on next page)

```

30
31 // per channel output of delay measurement
32 class ChannelDelay {
33     public:
34         int channel;
35         bool missing;
36         bool isStart;
37         std::string name;
38         double delayPs;
39         // number of events that were ignored because of missing start
40         int ignoredCount;
41 };
42
43 // output of delay measurement
44 class Delays {
45     public:
46         DelayStatus status;
47         std::vector<ChannelDelay> channelDelays;
48         double startTimestamp;
49 };
50
51 // class for measurement of delays between given number of channels
52 class DelayMeasurement {
53     std::vector<ChannelInfo> channels;
54     // map from channel to the index in channels
55     std::map<int, size_t> channelIndexes;
56     //
57     Delays delays;
58     size_t startIndex;
59     // maxDelay is the time that two timestamps are considered to be in the
60     // same group, e.g., the maximum delay for a simple cable delay time
61     double maxDelay;
62     // maxWaitTime is the time to wait after a signal, to know that a following
63     // signal has been received; this allows deciding if a group is complete
64     double maxWaitTime;
65
66     public:
67         void Init(int startChannel, double maxDelay,
68                 std::map<int, std::string> channelMap) {
69             channels.resize(channelMap.size());
70             this->maxDelay = maxDelay;
71             maxWaitTime = 10 * maxDelay;
72
73             delays.channelDelays.resize(channelMap.size());
74             size_t i = 0;
75             for (auto const &e : channelMap) {
76                 int channel = e.first;
77                 std::string name = e.second;
78                 channels[i].index = i;
79                 channels[i].channel = channel;

```

(continues on next page)

```

80         channels[i].name = name;
81         delays.channelDelays[i].channel = channel;
82         delays.channelDelays[i].name = name;
83         delays.channelDelays[i].isStart = startChannel == channel;
84         channelIndexes[channel] = i;
85         i++;
86     }
87     startIndex = channelIndexes[startChannel];
88 }
89
90 void SetMaxWaitTime(double maxWaitTime) {
91     this->maxWaitTime = maxWaitTime;
92 }
93 // write the current timestamp in ps to the structure
94 void InsertTimestamp(int channel, double timestamp) {
95     size_t index = channelIndexes[channel];
96     channels[index].timestamps.push_back(timestamp);
97 }
98
99 // the parameter is returned by pointer to avoid memory allocations
100 Delays *MeasureDelays() {
101     size_t maxSize = channels[0].timestamps.size();
102     size_t earliestIndex = 0;
103     double earliestTimestamp = DBL_MAX;
104     double latestTimestamp = 0;
105     delays.channelDelays.resize(channels.size());
106
107     for (const ChannelInfo &ci : channels) {
108         maxSize = std::max(maxSize, ci.timestamps.size());
109         if (ci.timestamps.size() > 0 &&
110             ci.timestamps.front() < earliestTimestamp) {
111             earliestTimestamp = ci.timestamps.front();
112             earliestIndex = ci.index;
113         }
114         if (ci.timestamps.size() > 0 &&
115             ci.timestamps.back() > latestTimestamp) {
116             latestTimestamp = ci.timestamps.back();
117         }
118         delays.channelDelays[ci.index].missing = false;
119         delays.channelDelays[ci.index].ignoredCount = 0;
120     }
121
122     // process the queues if enough data is expected
123     if (maxSize > 0 && latestTimestamp - earliestTimestamp > maxWaitTime) {
124         int channelsTooEarly = 0;
125         int channelsTooLate = 0;
126         int channelsOk = 0;
127         int channelsMissing = 0;
128         bool startPresent = channels[startIndex].HasData();
129         double startTimestamp = startPresent

```

(continues on next page)

```

130         ? channels[startIndex].timestamps[0]
131         : latestTimestamp - 2 * maxDelay;
132
133     for (ChannelInfo &ci : channels) {
134         ci.early = false;
135         ci.ok = false;
136         if (ci.HasData()) {
137             double diffToStart = ci.timestamps[0] - startTimestamp;
138             delays.channelDelays[ci.index].delayPs = diffToStart;
139             if (diffToStart < -maxDelay) {
140                 ci.early = true;
141                 channelsTooEarly++;
142             } else if (diffToStart > maxDelay) {
143                 channelsTooLate++;
144                 delays.channelDelays[ci.index].missing = true;
145             } else {
146                 ci.ok = true;
147                 channelsOk++;
148             }
149         } else {
150             if (latestTimestamp > startTimestamp + maxWaitTime) {
151                 // if there was data it should have arrived by now
152                 delays.channelDelays[ci.index].missing = true;
153                 channelsMissing++;
154             }
155         }
156     }
157
158     if (channelsOk + channelsTooLate + channelsMissing ==
159         channels.size()) {
160         // best case, every stop and start is included;
161         // otherwise some channels are missing/too late
162         for (ChannelInfo &ci : channels) {
163             if (ci.ok) {
164                 ci.timestamps.pop_front();
165             }
166         }
167         delays.startTimestamp = startTimestamp;
168         delays.status = Complete;
169     } else if (channelsTooEarly > 0 || !startPresent) {
170         // cut away
171         double cutOffTimestamp = startPresent
172             ? startTimestamp - maxDelay
173             : latestTimestamp - maxWaitTime;
174
175         bool removed = false;
176         for (ChannelInfo &ci : channels) {
177             while (ci.timestamps.size() > 0 &&
178                 ci.timestamps[0] < cutOffTimestamp) {
179                 ci.timestamps.pop_front();

```

(continues on next page)

```

180         delays.channelDelays[ci.index].ignoredCount++;
181         removed = true;
182     }
183 }
184 delays.startTimestamp = earliestTimestamp;
185
186     delays.status = removed ? StartMissing : NotEnoughData;
187 } else {
188     delays.status = NotEnoughData;
189 }
190 } else {
191     // else not enough data, process during next process packets
192     delays.status = NotEnoughData;
193 }
194 return &delays;
195 }
196
197 // the parameter is passed by reference to avoid memory allocations
198 void PrintDelays(Delays *delays) {
199     if (delays->status == NotEnoughData) {
200         return;
201     }
202     if (delays->status == Complete || delays->status == StopsMissing) {
203         for (const ChannelDelay &cd : delays->channelDelays) {
204             if (cd.isStart) {
205                 printf("---\n%s: Start %.3lf ns\n", cd.name.c_str(),
206                     delays->startTimestamp / 1000.);
207             } else if (!cd.missing) {
208                 printf("%s: Delay %.3lf ns\n", cd.name.c_str(),
209                     cd.delayPs / 1000.);
210             } else {
211                 printf("%s: Missing\n", cd.name.c_str());
212             }
213         }
214     }
215     if (delays->status == StartMissing) {
216
217         printf("---\n Start missing at %.3lf ns\n",
218             delays->startTimestamp / 1000.);
219         for (const ChannelDelay &cd : delays->channelDelays) {
220             if (cd.isStart) {
221                 // ignore
222             } else if (cd.ignoredCount > 0) {
223                 printf("%s: Ignored %d\n", cd.name.c_str(),
224                     cd.ignoredCount);
225             }
226         }
227     }
228 }
229 };

```

6 Technical Data

- Input Passband: **1 MHz** to **950 MHz**
- Power Requirements: **35 W**
- Mechanical Dimensions: **170 mm × 106 mm × 22 mm** (fits in one PCIe slot)
- Throughput: **5200 MByte/s** on PCIe x8

6.1 Digitizer Characteristics

Each board is tested against the values listed in the “Min” column. “Typical” is the mean value of the first 10 boards that were produced.

6.1.1 1-Channel-Mode (6.4 Gps)

Symbol	Parameter	Min	Typical	Max	Units
THD ₁	Total Harmonic Distortion		-67	-56	dB
SNR ₁	Signal-to-Noise Ratio	53	54		dB
SFDR _{incl,1}	Spurious Free Dynamic Range (including Harmonics)	58	75		dB
SFDR _{excl,1}	Spurious Free Dynamic Range (excluding Harmonics)	71	75		dB
SINAD ₁	Signal-to-Interference Ratio including Noise and Distortion	49	54		dB
ENOB ₁	Effective Number of Bits	8.5	8.7		

6.1.2 2-Channel-Mode (3.2 Gps)

Symbol	Parameter	Min	Typical	Max	Units
THD ₂	Total Harmonic Distortion		-70	-56	dB
SNR ₂	Signal-to-Noise Ratio	54	54		dB
SFDR _{incl,2}	Spurious Free Dynamic Range (including Harmonics)	58	75		dB
SFDR _{excl,2}	Spurious Free Dynamic Range (excluding Harmonics)	71	77		dB
SINAD ₂	Signal-to-Interference Ratio including Noise and Distortion	49	54		dB
ENOB ₂	Effective Number of Bits	8.5	8.7		

6.1.3 4-Channel-Mode (1.6 Gsps)

Symbol	Parameter	Min	Typical	Max	Units
THD ₄	Total Harmonic Distortion		-68	-56	dB
SNR ₄	Signal-to-Noise Ratio	53	55		dB
SFDR _{incl,4}	Spurious Free Dynamic Range (including Harmonics)	58	74		dB
SFDR _{excl,4}	Spurious Free Dynamic Range (excluding Harmonics)	71	75		dB
SINAD ₄	Signal-to-Interference Ratio including Noise and Distortion	49	54		dB
ENOB ₄	Effective Number of Bits	8.5	8.7		

6.2 Oscillator Time Base

Symbol	Parameter	Min	Typical	Max	ppb
ΔT	Temperature stability -20 °C to 70 °C ¹			10	ppb
F ₀	Initial calibration	<300	500		ppb
$\Delta F / F_1$	Aging first year			100	ppb
$\Delta F / F_{20}$	All inclusive aging 20 years			1000	ppb
	Warm-up ²			3	min.

¹Over -40 °C to +85 °C; relative to stabilized frequency after 1 hour of continuous operation

²@+25 °C; within ±100 ppb of F, where F is the stabilized frequency reached after 1 hour of continuous operation

6.3 Electrical Characteristics

6.3.1 Environmental Conditions for Operation

The board is designed to be operated under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	5		40	°C
RH	relative humidity at 31°C non condensing	20		75	%

6.3.2 Environmental Conditions for Storage

The board shall be stored between operation under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	-30		60	°C
RH	relative humidity at 31°C non condensing	10		70	%

6.3.3 Power Supply

Symbol	Parameter	Min	Typical	Max	Units
$I_{3.3}$	PCIe 3.3 V rail power consumption		0.42		W
$VCC_{3.3}$	PCIe 3.3 V rail power supply	3.1	3.3	3.6	V
I_{12}	PCIe 12 V rail power consumption ¹		31		W
VCC_{12}	PCIe 12 V rail power supply ¹	11.1	12	12.9	V
I_{aux}	PCIe 3.3 V_{aux} rail power consumption		0		W
VCC_{aux}	PCIe 3.3 V_{aux} rail power supply		3.3		V

Note

¹ The 12 V power is sourced solely from the PCIe power connector located at the rear of the board.

6.3.4 Analog Inputs

AC coupled single-ended analog inputs:

Symbol	Parameter	Min	Typical	Max	Units
V_{p-p}	Peak-to-peak input voltage			1	V
Z_p	Input impedance		50		Ω
V_{offs}	Adjustable offset	-0.5		0.5	V

6.3.5 Digital Inputs

AC coupled single-ended digital inputs:

Symbol	Parameter	Min	Typical	Max	Units
V_{p-p}	Peak-to-peak input voltage			1.3	V
Z_p	Input impedance		50		Ω
I_{Term}	Termination Current	-50	-20	50	mA
V_{offs}	Adjustable offset	-1.3		1.3	V
t_{Pulse}	Pulse length	2	5	200	ns
$t_{Rise:}$	Pulse Edge 20% to 80%			10	ns
$t_{Fall:}$	Pulse Edge 80% to 20%			10	ns

6.3.6 Absolute Maximum Ratings

The absolute ratings are the maximum amplitude that an input pulse can safely have before the board may be damaged.

The maximum voltage of any input voltage may not exceed the values given by V_{max} .

The voltages relative to a constant DC offset (i.e., the pulse "height") may not exceed the values given by $V_{AC,max}$.

Analog Inputs

Symbol	Parameter	Min	Typical	Max	Units
V_{max}	Maximum input voltage	-25		25	V
$V_{AC,max}$	Maximum pulse height relative to DC offset	-1.9		2.0	V

Digital Inputs

Symbol	Parameter	Min	Typical	Max	Units
V_{max}	Maximum input voltage	-16		16	V
$V_{AC,max}$	Maximum pulse height relative to DC offset	-5		5	V

6.4 Information Required by DIN EN 61010-1

6.4.1 Manufacturer

The Ndigo6G is a product of:

cronologic GmbH & Co. KG
Jahnstraße 49

6.4.2 Intended Use and System Integration

The devices are not ready to use as delivered by cronologic. It requires the development of specialized software to fulfill the application of the end user. The device is provided to system integrators to be built into measurement systems that are distributed to end users. These systems usually consist of a Ndigo6G, a main board, a case, application software and possible additional electronics to attach the system to some type of detector. They might also be integrated with the detector.

The Ndigo6G is designed to comply with **DIN EN 61326-1** when operated on a PCIe compliant main board housed in a properly shielded enclosure. When operated in a closed standard compliant PC enclosure the device does not pose any hazards as defined by **EN 61010-1**.

Radiated emissions, noise immunity and safety highly depend on the quality of the enclosure. It is the responsibility of the system integrator to ensure that the assembled system is compliant to applicable standards of the country that the system is operated in, especially with regard to user safety and electromagnetic interference. Compliance was only tested for attached cables shorter than 3 m.

When handling the board, adequate measures have to be taken to protect the circuits against electrostatic discharge (ESD). All power supplied to the system must be turned off before installing the board.

6.4.3 Environmental Conditions

See [Section 6.3.1](#) and [Section 6.3.3](#).

6.4.4 Inputs

All inputs are AC coupled. The inputs have very high input bandwidth requirements and therefore there are no circuits that provide overvoltage protection for these signals.

Danger

Applying high voltage on the inputs relative to the slot cover can result in permanent damage to the board. See [Section 6.3.6](#) for the maximum ratings of the inputs.

6.4.5 Recycling

cronologic is registered with the “Stiftung Elektro-Altgeräte Register” as a manufacturer of electronic systems with **Registration ID DE 77895909**.

The Ndigo6G-12 belongs to **category 9, “Überwachungs und Kontrollinstrumente für ausschließlich gewerbliche Nutzung”**. The last owner of an Ndigo6G-12 must recycle it, treat the board in compliance with **§11** and **§12** of the German ElektroG, or return it to the manufacturer’s address listed in [Section 6.4.1](#).

6.4.6 Export Control

The Ndigo6G product line is a dual-use item under Council Regulation (EC) No 428/2009 of 5 May 2009 in section **3A002h**. Similar regulations exist in many countries outside Europe.

Regardless of the fact that we at cronologic exclude the use of our products for military purposes, **the laws of the EU and many other countries restrict exports** of dual-use items. Since we have to apply for a **General Export Permit** for these countries, delivery processes may be delayed or delivery to certain countries may become impossible.

For the application of this export license we need the following documents from you:

- Exporter declaration
- Company profile
- Import license (country dependent)

There are countries for which a **General Export License** can be used for the export of dual-use goods. In this case we need the corresponding documents from you and there will be no further delay. Included countries are:

- Australia
- Japan
- Canada
- Liechtenstein
- New Zealand
- Norway
- Switzerland
- Singapore
- USA

Before re-exporting an Ndigo6G or any product containing an Ndigo6G as a component, please check you local regulations whether an export permit is required.

It is not permitted to export an Ndigo6G to the Russian Federation or the Republic of Belarus.

7 Revision History

7.1 Firmware

1.25086 — 2025-04-03

Bugfix: Removed trigger dead time

1.24120 — 2024-04-30

Improved ADC/TDC synchronization

Added sample averaging modes AA/DD, AAAA/DDDD, and AADD

TiGer Updates

Internal optimizations

Bug fixes

5493 — 2023-10-30

Fixed bug related to level triggering

Fixed first packet being empty

Minor bug fixes

5467 — 2023-05-05

PCIe optimizations

Minor bug fixes

7.2 Driver

2.2.0 — 2025-04-03

Bugfix: Removed trigger dead time

Bugfix: Fixed `NDIGO6G12_MAX_PRECURSOR` for *Averaging Mode*

2.0.1 — 2024-07-17

Extensive revision of the application programming interface

Improved linux support

Improved documentation

Improved TDC and ADC synchronization

1.5.4 — 2024-07-13

Fixed 2 channel handling with trigger from opposite channel (trigger A on channel D)

Fixed timestamp uncertainty in lower bits

1.5.3 — 2024-07-07

Dynamic reconfiguration with .cronorom support

1.4.5 — 2023-01-23

Crono kernel driver update to v1.4.2

Added support for revision 3 boards
Minor bug fixes
Support for 32-bit OS discontinued

1.4.0 — 2022-08-18

Added support for external 10 MHz reference on slot bracket

1.3.0 — 2022-05-25

Added support for Averager

7.3 User Guide

1.4.0 — 2025-06-12

Updated documentation of `ndigo6g12_configuration::output_mode`
Updated `ndigo6g12_param_info::adc_sample_delay` docstring
Documented possible baseline drift due to the AC coupling
Updated various figures to also work in dark mode
Improved Averager documentation
Revised documentation of `crono_packet`

1.3.0 — 2025-04-10

Documented firmware update procedure
Documented TDC calibration procedure

1.2.0 — 2025-04-02

Documented minimal packet length
Moved alert and device-state defines to corresponding documentation section
Updated Erratum

1.1.0 — 2025-01-14

Added [Section 6.3.6](#)

1.0.1 — 2024-10-22

Improved [Figure 1.1](#)

1.0.0 — 2024-10-17

Added digitizer characteristics
Added chapter on TiGer
Added [Erratum](#)
Fixed gating documentation
Many corrections

0.2.1 — 2024-10-01

Corrections in Export Control

0.2.0 — 2024-10-01

Added gating examples
Updated Export Control

0.1.4 — 2024-08-06

Added figures for the *Trigger Matrix* and *Gating Blocks*.

0.1.3 — 2024-08-01

Added documentation for clock connections

Added link to current user guide example code

Removed clutter from the APIs “ON THIS PAGE” sidebar

Updated C++ example

General improvements

0.1.2 — 2024-07-17

Renamed FPGA0/1 to TRG/GATE

Restructured API documentation

Expanded documentation on Packet Format

0.1.1 — 2024-07-16

Corrected values in introduction

Improved phrasing throughout

0.1.0 — 2024-07-11

Initial release

8 Erratum

Up to firmware revision 1.24120, the retrigger feature of the *gating blocks* does not behave as intended. Instead of a gate being only extended by a retrigger event, the state of the gate is reset to inactive.

Up to firmware revision 1.24120 and in 4-channel mode, *ndigo6g12_single_shot()* only works properly if *ndigo6g12_trigger_block::multi_shot_count == 1*.

Up to firmware revision 1.24120, a deadtime of up to 10 ns after a packet can occur.